| /*===- TableGen'erated file -------------------------------------*- C++ -*-===*\ |
| |* *| |
| |* Assembly Writer Source Fragment *| |
| |* *| |
| |* Automatically generated file, do not edit! *| |
| |* *| |
| \*===----------------------------------------------------------------------===*/ |
| |
| /// getMnemonic - This method is automatically generated by tablegen |
| /// from the instruction set description. |
| std::pair<const char *, uint64_t> RISCVInstPrinter::getMnemonic(const MCInst *MI) { |
| |
| #ifdef __GNUC__ |
| #pragma GCC diagnostic push |
| #pragma GCC diagnostic ignored "-Woverlength-strings" |
| #endif |
| static const char AsmStrs[] = { |
| /* 0 */ "sha512sig0\t\0" |
| /* 12 */ "sha256sig0\t\0" |
| /* 24 */ "sha512sum0\t\0" |
| /* 36 */ "sha256sum0\t\0" |
| /* 48 */ "sm3p0\t\0" |
| /* 55 */ "sha512sig1\t\0" |
| /* 67 */ "sha256sig1\t\0" |
| /* 79 */ "sha512sum1\t\0" |
| /* 91 */ "sha256sum1\t\0" |
| /* 103 */ "sm3p1\t\0" |
| /* 110 */ "vsext.vf2\t\0" |
| /* 121 */ "vzext.vf2\t\0" |
| /* 132 */ "aes64ks2\t\0" |
| /* 142 */ "c.srai64\t\0" |
| /* 152 */ "c.slli64\t\0" |
| /* 162 */ "c.srli64\t\0" |
| /* 172 */ "vsext.vf4\t\0" |
| /* 183 */ "vzext.vf4\t\0" |
| /* 194 */ "xperm4\t\0" |
| /* 202 */ "vsext.vf8\t\0" |
| /* 213 */ "vzext.vf8\t\0" |
| /* 224 */ "xperm8\t\0" |
| /* 232 */ "brev8\t\0" |
| /* 239 */ "lla\t\0" |
| /* 244 */ "sfence.vma\t\0" |
| /* 256 */ "sinval.vma\t\0" |
| /* 268 */ "hfence.gvma\t\0" |
| /* 281 */ "hinval.gvma\t\0" |
| /* 294 */ "hfence.vvma\t\0" |
| /* 307 */ "hinval.vvma\t\0" |
| /* 320 */ "sra\t\0" |
| /* 325 */ "orc.b\t\0" |
| /* 332 */ "sext.b\t\0" |
| /* 340 */ "hlv.b\t\0" |
| /* 347 */ "hsv.b\t\0" |
| /* 354 */ "lb\t\0" |
| /* 358 */ "sb\t\0" |
| /* 362 */ "c.sub\t\0" |
| /* 369 */ "vt.maskc\t\0" |
| /* 379 */ "auipc\t\0" |
| /* 386 */ "csrrc\t\0" |
| /* 393 */ "fsub.d\t\0" |
| /* 401 */ "fmsub.d\t\0" |
| /* 410 */ "fnmsub.d\t\0" |
| /* 420 */ "sc.d\t\0" |
| /* 426 */ "fadd.d\t\0" |
| /* 434 */ "fmadd.d\t\0" |
| /* 443 */ "fnmadd.d\t\0" |
| /* 453 */ "amoadd.d\t\0" |
| /* 463 */ "amoand.d\t\0" |
| /* 473 */ "fle.d\t\0" |
| /* 480 */ "fcvt.h.d\t\0" |
| /* 490 */ "fsgnj.d\t\0" |
| /* 499 */ "fcvt.l.d\t\0" |
| /* 509 */ "fmul.d\t\0" |
| /* 517 */ "fmin.d\t\0" |
| /* 525 */ "amomin.d\t\0" |
| /* 535 */ "fsgnjn.d\t\0" |
| /* 545 */ "amoswap.d\t\0" |
| /* 556 */ "feq.d\t\0" |
| /* 563 */ "lr.d\t\0" |
| /* 569 */ "amoor.d\t\0" |
| /* 578 */ "amoxor.d\t\0" |
| /* 588 */ "fcvt.s.d\t\0" |
| /* 598 */ "fclass.d\t\0" |
| /* 608 */ "flt.d\t\0" |
| /* 615 */ "fsqrt.d\t\0" |
| /* 624 */ "fcvt.lu.d\t\0" |
| /* 635 */ "amominu.d\t\0" |
| /* 646 */ "fcvt.wu.d\t\0" |
| /* 657 */ "amomaxu.d\t\0" |
| /* 668 */ "fdiv.d\t\0" |
| /* 676 */ "hlv.d\t\0" |
| /* 683 */ "hsv.d\t\0" |
| /* 690 */ "fcvt.w.d\t\0" |
| /* 700 */ "fmv.x.d\t\0" |
| /* 709 */ "fmax.d\t\0" |
| /* 717 */ "amomax.d\t\0" |
| /* 727 */ "fsgnjx.d\t\0" |
| /* 737 */ "c.add\t\0" |
| /* 744 */ "sh1add\t\0" |
| /* 752 */ "sh2add\t\0" |
| /* 760 */ "sh3add\t\0" |
| /* 768 */ "sm4ed\t\0" |
| /* 775 */ "la.tls.gd\t\0" |
| /* 786 */ "c.ld\t\0" |
| /* 792 */ "c.fld\t\0" |
| /* 799 */ "c.and\t\0" |
| /* 806 */ "c.sd\t\0" |
| /* 812 */ "c.fsd\t\0" |
| /* 819 */ "fence\t\0" |
| /* 826 */ "bge\t\0" |
| /* 831 */ "la.tls.ie\t\0" |
| /* 842 */ "bne\t\0" |
| /* 847 */ "vfmv.s.f\t\0" |
| /* 857 */ "vfmv.v.f\t\0" |
| /* 867 */ "vfsub.vf\t\0" |
| /* 877 */ "vfmsub.vf\t\0" |
| /* 888 */ "vfnmsub.vf\t\0" |
| /* 900 */ "vfrsub.vf\t\0" |
| /* 911 */ "vfwsub.vf\t\0" |
| /* 922 */ "vfmsac.vf\t\0" |
| /* 933 */ "vfnmsac.vf\t\0" |
| /* 945 */ "vfwnmsac.vf\t\0" |
| /* 958 */ "vfwmsac.vf\t\0" |
| /* 970 */ "vfmacc.vf\t\0" |
| /* 981 */ "vfnmacc.vf\t\0" |
| /* 993 */ "vfwnmacc.vf\t\0" |
| /* 1006 */ "vfwmacc.vf\t\0" |
| /* 1018 */ "vfadd.vf\t\0" |
| /* 1028 */ "vfmadd.vf\t\0" |
| /* 1039 */ "vfnmadd.vf\t\0" |
| /* 1051 */ "vfwadd.vf\t\0" |
| /* 1062 */ "vmfge.vf\t\0" |
| /* 1072 */ "vmfle.vf\t\0" |
| /* 1082 */ "vmfne.vf\t\0" |
| /* 1092 */ "vfsgnj.vf\t\0" |
| /* 1103 */ "vfmul.vf\t\0" |
| /* 1113 */ "vfwmul.vf\t\0" |
| /* 1124 */ "vfmin.vf\t\0" |
| /* 1134 */ "vfsgnjn.vf\t\0" |
| /* 1146 */ "vfslide1down.vf\t\0" |
| /* 1163 */ "vfslide1up.vf\t\0" |
| /* 1178 */ "vmfeq.vf\t\0" |
| /* 1188 */ "vmfgt.vf\t\0" |
| /* 1198 */ "vmflt.vf\t\0" |
| /* 1208 */ "vfdiv.vf\t\0" |
| /* 1218 */ "vfrdiv.vf\t\0" |
| /* 1229 */ "vfmax.vf\t\0" |
| /* 1239 */ "vfsgnjx.vf\t\0" |
| /* 1251 */ "vfwsub.wf\t\0" |
| /* 1262 */ "vfwadd.wf\t\0" |
| /* 1273 */ "fsub.h\t\0" |
| /* 1281 */ "fmsub.h\t\0" |
| /* 1290 */ "fnmsub.h\t\0" |
| /* 1300 */ "fcvt.d.h\t\0" |
| /* 1310 */ "fadd.h\t\0" |
| /* 1318 */ "fmadd.h\t\0" |
| /* 1327 */ "fnmadd.h\t\0" |
| /* 1337 */ "fle.h\t\0" |
| /* 1344 */ "fsgnj.h\t\0" |
| /* 1353 */ "fcvt.l.h\t\0" |
| /* 1363 */ "fmul.h\t\0" |
| /* 1371 */ "fmin.h\t\0" |
| /* 1379 */ "fsgnjn.h\t\0" |
| /* 1389 */ "feq.h\t\0" |
| /* 1396 */ "fcvt.s.h\t\0" |
| /* 1406 */ "fclass.h\t\0" |
| /* 1416 */ "flt.h\t\0" |
| /* 1423 */ "fsqrt.h\t\0" |
| /* 1432 */ "sext.h\t\0" |
| /* 1440 */ "zext.h\t\0" |
| /* 1448 */ "fcvt.lu.h\t\0" |
| /* 1459 */ "fcvt.wu.h\t\0" |
| /* 1470 */ "fdiv.h\t\0" |
| /* 1478 */ "hlv.h\t\0" |
| /* 1485 */ "hsv.h\t\0" |
| /* 1492 */ "fcvt.w.h\t\0" |
| /* 1502 */ "fmv.x.h\t\0" |
| /* 1511 */ "fmax.h\t\0" |
| /* 1519 */ "fsgnjx.h\t\0" |
| /* 1529 */ "sha512sig0h\t\0" |
| /* 1542 */ "sha512sig1h\t\0" |
| /* 1555 */ "packh\t\0" |
| /* 1562 */ "flh\t\0" |
| /* 1567 */ "clmulh\t\0" |
| /* 1575 */ "fsh\t\0" |
| /* 1580 */ "cbo.flush\t\0" |
| /* 1591 */ "fence.i\t\0" |
| /* 1600 */ "prefetch.i\t\0" |
| /* 1612 */ "vmv.v.i\t\0" |
| /* 1621 */ "aes64ks1i\t\0" |
| /* 1632 */ "c.srai\t\0" |
| /* 1640 */ "csrrci\t\0" |
| /* 1648 */ "c.addi\t\0" |
| /* 1656 */ "c.andi\t\0" |
| /* 1664 */ "wfi\t\0" |
| /* 1669 */ "c.li\t\0" |
| /* 1675 */ "c.slli\t\0" |
| /* 1683 */ "c.srli\t\0" |
| /* 1691 */ "vsetivli\t\0" |
| /* 1701 */ "vsetvli\t\0" |
| /* 1710 */ "aes32dsmi\t\0" |
| /* 1721 */ "aes32esmi\t\0" |
| /* 1732 */ "bclri\t\0" |
| /* 1739 */ "rori\t\0" |
| /* 1745 */ "xori\t\0" |
| /* 1751 */ "aes32dsi\t\0" |
| /* 1761 */ "aes32esi\t\0" |
| /* 1771 */ "csrrsi\t\0" |
| /* 1779 */ "bseti\t\0" |
| /* 1786 */ "slti\t\0" |
| /* 1792 */ "bexti\t\0" |
| /* 1799 */ "c.lui\t\0" |
| /* 1806 */ "vssra.vi\t\0" |
| /* 1816 */ "vsra.vi\t\0" |
| /* 1825 */ "vrsub.vi\t\0" |
| /* 1835 */ "vmadc.vi\t\0" |
| /* 1845 */ "vsadd.vi\t\0" |
| /* 1855 */ "vadd.vi\t\0" |
| /* 1864 */ "vand.vi\t\0" |
| /* 1873 */ "vmsge.vi\t\0" |
| /* 1883 */ "vmsle.vi\t\0" |
| /* 1893 */ "vmsne.vi\t\0" |
| /* 1903 */ "vsll.vi\t\0" |
| /* 1912 */ "vssrl.vi\t\0" |
| /* 1922 */ "vsrl.vi\t\0" |
| /* 1931 */ "vslidedown.vi\t\0" |
| /* 1946 */ "vslideup.vi\t\0" |
| /* 1959 */ "vmseq.vi\t\0" |
| /* 1969 */ "vrgather.vi\t\0" |
| /* 1982 */ "vor.vi\t\0" |
| /* 1990 */ "vxor.vi\t\0" |
| /* 1999 */ "vmsgt.vi\t\0" |
| /* 2009 */ "vmslt.vi\t\0" |
| /* 2019 */ "vsaddu.vi\t\0" |
| /* 2030 */ "vmsgeu.vi\t\0" |
| /* 2041 */ "vmsleu.vi\t\0" |
| /* 2052 */ "vmsgtu.vi\t\0" |
| /* 2063 */ "vmsltu.vi\t\0" |
| /* 2074 */ "binvi\t\0" |
| /* 2081 */ "vnsra.wi\t\0" |
| /* 2091 */ "vnsrl.wi\t\0" |
| /* 2101 */ "vnclip.wi\t\0" |
| /* 2112 */ "vnclipu.wi\t\0" |
| /* 2124 */ "csrrwi\t\0" |
| /* 2132 */ "c.j\t\0" |
| /* 2137 */ "c.ebreak\t\0" |
| /* 2147 */ "pack\t\0" |
| /* 2153 */ "fcvt.d.l\t\0" |
| /* 2163 */ "fcvt.h.l\t\0" |
| /* 2173 */ "fcvt.s.l\t\0" |
| /* 2183 */ "sha512sig0l\t\0" |
| /* 2196 */ "sha512sig1l\t\0" |
| /* 2209 */ "c.jal\t\0" |
| /* 2216 */ "cbo.inval\t\0" |
| /* 2227 */ "sfence.w.inval\t\0" |
| /* 2243 */ "tail\t\0" |
| /* 2249 */ "ecall\t\0" |
| /* 2256 */ "sll\t\0" |
| /* 2261 */ "rol\t\0" |
| /* 2266 */ "sc.d.rl\t\0" |
| /* 2275 */ "amoadd.d.rl\t\0" |
| /* 2288 */ "amoand.d.rl\t\0" |
| /* 2301 */ "amomin.d.rl\t\0" |
| /* 2314 */ "amoswap.d.rl\t\0" |
| /* 2328 */ "lr.d.rl\t\0" |
| /* 2337 */ "amoor.d.rl\t\0" |
| /* 2349 */ "amoxor.d.rl\t\0" |
| /* 2362 */ "amominu.d.rl\t\0" |
| /* 2376 */ "amomaxu.d.rl\t\0" |
| /* 2390 */ "amomax.d.rl\t\0" |
| /* 2403 */ "sc.w.rl\t\0" |
| /* 2412 */ "amoadd.w.rl\t\0" |
| /* 2425 */ "amoand.w.rl\t\0" |
| /* 2438 */ "amomin.w.rl\t\0" |
| /* 2451 */ "amoswap.w.rl\t\0" |
| /* 2465 */ "lr.w.rl\t\0" |
| /* 2474 */ "amoor.w.rl\t\0" |
| /* 2486 */ "amoxor.w.rl\t\0" |
| /* 2499 */ "amominu.w.rl\t\0" |
| /* 2513 */ "amomaxu.w.rl\t\0" |
| /* 2527 */ "amomax.w.rl\t\0" |
| /* 2540 */ "sc.d.aqrl\t\0" |
| /* 2551 */ "amoadd.d.aqrl\t\0" |
| /* 2566 */ "amoand.d.aqrl\t\0" |
| /* 2581 */ "amomin.d.aqrl\t\0" |
| /* 2596 */ "amoswap.d.aqrl\t\0" |
| /* 2612 */ "lr.d.aqrl\t\0" |
| /* 2623 */ "amoor.d.aqrl\t\0" |
| /* 2637 */ "amoxor.d.aqrl\t\0" |
| /* 2652 */ "amominu.d.aqrl\t\0" |
| /* 2668 */ "amomaxu.d.aqrl\t\0" |
| /* 2684 */ "amomax.d.aqrl\t\0" |
| /* 2699 */ "sc.w.aqrl\t\0" |
| /* 2710 */ "amoadd.w.aqrl\t\0" |
| /* 2725 */ "amoand.w.aqrl\t\0" |
| /* 2740 */ "amomin.w.aqrl\t\0" |
| /* 2755 */ "amoswap.w.aqrl\t\0" |
| /* 2771 */ "lr.w.aqrl\t\0" |
| /* 2782 */ "amoor.w.aqrl\t\0" |
| /* 2796 */ "amoxor.w.aqrl\t\0" |
| /* 2811 */ "amominu.w.aqrl\t\0" |
| /* 2827 */ "amomaxu.w.aqrl\t\0" |
| /* 2843 */ "amomax.w.aqrl\t\0" |
| /* 2858 */ "srl\t\0" |
| /* 2863 */ "clmul\t\0" |
| /* 2870 */ "vsetvl\t\0" |
| /* 2878 */ "viota.m\t\0" |
| /* 2887 */ "vmsbf.m\t\0" |
| /* 2896 */ "vmsif.m\t\0" |
| /* 2905 */ "vmsof.m\t\0" |
| /* 2914 */ "vcpop.m\t\0" |
| /* 2923 */ "vfirst.m\t\0" |
| /* 2933 */ "rem\t\0" |
| /* 2938 */ "vfmerge.vfm\t\0" |
| /* 2951 */ "aes64im\t\0" |
| /* 2960 */ "vmadc.vim\t\0" |
| /* 2971 */ "vadc.vim\t\0" |
| /* 2981 */ "vmerge.vim\t\0" |
| /* 2993 */ "vmand.mm\t\0" |
| /* 3003 */ "vmnand.mm\t\0" |
| /* 3014 */ "vmandn.mm\t\0" |
| /* 3025 */ "vmorn.mm\t\0" |
| /* 3035 */ "vmor.mm\t\0" |
| /* 3044 */ "vmnor.mm\t\0" |
| /* 3054 */ "vmxnor.mm\t\0" |
| /* 3065 */ "vmxor.mm\t\0" |
| /* 3075 */ "aes64dsm\t\0" |
| /* 3085 */ "aes64esm\t\0" |
| /* 3095 */ "vcompress.vm\t\0" |
| /* 3109 */ "vmsbc.vvm\t\0" |
| /* 3120 */ "vsbc.vvm\t\0" |
| /* 3130 */ "vmadc.vvm\t\0" |
| /* 3141 */ "vadc.vvm\t\0" |
| /* 3151 */ "vmerge.vvm\t\0" |
| /* 3163 */ "vmsbc.vxm\t\0" |
| /* 3174 */ "vsbc.vxm\t\0" |
| /* 3184 */ "vmadc.vxm\t\0" |
| /* 3195 */ "vadc.vxm\t\0" |
| /* 3205 */ "vmerge.vxm\t\0" |
| /* 3217 */ "cbo.clean\t\0" |
| /* 3228 */ "vt.maskcn\t\0" |
| /* 3239 */ "andn\t\0" |
| /* 3245 */ "min\t\0" |
| /* 3250 */ "c.addi4spn\t\0" |
| /* 3262 */ "orn\t\0" |
| /* 3267 */ "cbo.zero\t\0" |
| /* 3277 */ "fence.tso\t\0" |
| /* 3288 */ "wrs.nto\t\0" |
| /* 3297 */ "wrs.sto\t\0" |
| /* 3306 */ "unzip\t\0" |
| /* 3313 */ "c.unimp\t\0" |
| /* 3322 */ "jump\t\0" |
| /* 3328 */ "c.nop\t\0" |
| /* 3335 */ "cpop\t\0" |
| /* 3341 */ "c.addi16sp\t\0" |
| /* 3353 */ "c.ldsp\t\0" |
| /* 3361 */ "c.fldsp\t\0" |
| /* 3370 */ "c.sdsp\t\0" |
| /* 3378 */ "c.fsdsp\t\0" |
| /* 3387 */ "c.lwsp\t\0" |
| /* 3395 */ "c.flwsp\t\0" |
| /* 3404 */ "c.swsp\t\0" |
| /* 3412 */ "c.fswsp\t\0" |
| /* 3421 */ "sc.d.aq\t\0" |
| /* 3430 */ "amoadd.d.aq\t\0" |
| /* 3443 */ "amoand.d.aq\t\0" |
| /* 3456 */ "amomin.d.aq\t\0" |
| /* 3469 */ "amoswap.d.aq\t\0" |
| /* 3483 */ "lr.d.aq\t\0" |
| /* 3492 */ "amoor.d.aq\t\0" |
| /* 3504 */ "amoxor.d.aq\t\0" |
| /* 3517 */ "amominu.d.aq\t\0" |
| /* 3531 */ "amomaxu.d.aq\t\0" |
| /* 3545 */ "amomax.d.aq\t\0" |
| /* 3558 */ "sc.w.aq\t\0" |
| /* 3567 */ "amoadd.w.aq\t\0" |
| /* 3580 */ "amoand.w.aq\t\0" |
| /* 3593 */ "amomin.w.aq\t\0" |
| /* 3606 */ "amoswap.w.aq\t\0" |
| /* 3620 */ "lr.w.aq\t\0" |
| /* 3629 */ "amoor.w.aq\t\0" |
| /* 3641 */ "amoxor.w.aq\t\0" |
| /* 3654 */ "amominu.w.aq\t\0" |
| /* 3668 */ "amomaxu.w.aq\t\0" |
| /* 3682 */ "amomax.w.aq\t\0" |
| /* 3695 */ "beq\t\0" |
| /* 3700 */ "prefetch.r\t\0" |
| /* 3712 */ "sha512sum0r\t\0" |
| /* 3725 */ "sha512sum1r\t\0" |
| /* 3738 */ "sfence.inval.ir\t\0" |
| /* 3755 */ "c.jr\t\0" |
| /* 3761 */ "c.jalr\t\0" |
| /* 3769 */ "bclr\t\0" |
| /* 3775 */ "clmulr\t\0" |
| /* 3783 */ "c.or\t\0" |
| /* 3789 */ "xnor\t\0" |
| /* 3795 */ "ror\t\0" |
| /* 3800 */ "c.xor\t\0" |
| /* 3807 */ "fsub.s\t\0" |
| /* 3815 */ "fmsub.s\t\0" |
| /* 3824 */ "fnmsub.s\t\0" |
| /* 3834 */ "fcvt.d.s\t\0" |
| /* 3844 */ "fadd.s\t\0" |
| /* 3852 */ "fmadd.s\t\0" |
| /* 3861 */ "fnmadd.s\t\0" |
| /* 3871 */ "fle.s\t\0" |
| /* 3878 */ "vfmv.f.s\t\0" |
| /* 3888 */ "fcvt.h.s\t\0" |
| /* 3898 */ "fsgnj.s\t\0" |
| /* 3907 */ "fcvt.l.s\t\0" |
| /* 3917 */ "fmul.s\t\0" |
| /* 3925 */ "fmin.s\t\0" |
| /* 3933 */ "fsgnjn.s\t\0" |
| /* 3943 */ "feq.s\t\0" |
| /* 3950 */ "fclass.s\t\0" |
| /* 3960 */ "flt.s\t\0" |
| /* 3967 */ "fsqrt.s\t\0" |
| /* 3976 */ "fcvt.lu.s\t\0" |
| /* 3987 */ "fcvt.wu.s\t\0" |
| /* 3998 */ "fdiv.s\t\0" |
| /* 4006 */ "fcvt.w.s\t\0" |
| /* 4016 */ "vmv.x.s\t\0" |
| /* 4025 */ "fmax.s\t\0" |
| /* 4033 */ "fsgnjx.s\t\0" |
| /* 4043 */ "aes64ds\t\0" |
| /* 4052 */ "aes64es\t\0" |
| /* 4061 */ "sm4ks\t\0" |
| /* 4068 */ "csrrs\t\0" |
| /* 4075 */ "vredand.vs\t\0" |
| /* 4087 */ "vredsum.vs\t\0" |
| /* 4099 */ "vwredsum.vs\t\0" |
| /* 4112 */ "vfredosum.vs\t\0" |
| /* 4126 */ "vfwredosum.vs\t\0" |
| /* 4141 */ "vfredusum.vs\t\0" |
| /* 4155 */ "vfwredusum.vs\t\0" |
| /* 4170 */ "vfredmin.vs\t\0" |
| /* 4183 */ "vredmin.vs\t\0" |
| /* 4195 */ "vredor.vs\t\0" |
| /* 4206 */ "vredxor.vs\t\0" |
| /* 4218 */ "vwredsumu.vs\t\0" |
| /* 4232 */ "vredminu.vs\t\0" |
| /* 4245 */ "vredmaxu.vs\t\0" |
| /* 4258 */ "vfredmax.vs\t\0" |
| /* 4271 */ "vredmax.vs\t\0" |
| /* 4283 */ "dret\t\0" |
| /* 4289 */ "mret\t\0" |
| /* 4295 */ "sret\t\0" |
| /* 4301 */ "uret\t\0" |
| /* 4307 */ "bset\t\0" |
| /* 4313 */ "blt\t\0" |
| /* 4318 */ "slt\t\0" |
| /* 4323 */ "bext\t\0" |
| /* 4329 */ "hlv.bu\t\0" |
| /* 4337 */ "lbu\t\0" |
| /* 4342 */ "bgeu\t\0" |
| /* 4348 */ "hlv.hu\t\0" |
| /* 4356 */ "hlvx.hu\t\0" |
| /* 4365 */ "mulhu\t\0" |
| /* 4372 */ "sltiu\t\0" |
| /* 4379 */ "fcvt.d.lu\t\0" |
| /* 4390 */ "fcvt.h.lu\t\0" |
| /* 4401 */ "fcvt.s.lu\t\0" |
| /* 4412 */ "remu\t\0" |
| /* 4418 */ "minu\t\0" |
| /* 4424 */ "mulhsu\t\0" |
| /* 4432 */ "bltu\t\0" |
| /* 4438 */ "sltu\t\0" |
| /* 4444 */ "divu\t\0" |
| /* 4450 */ "fcvt.d.wu\t\0" |
| /* 4461 */ "fcvt.h.wu\t\0" |
| /* 4472 */ "fcvt.s.wu\t\0" |
| /* 4483 */ "hlv.wu\t\0" |
| /* 4491 */ "hlvx.wu\t\0" |
| /* 4500 */ "lwu\t\0" |
| /* 4505 */ "maxu\t\0" |
| /* 4511 */ "vlseg2e32.v\t\0" |
| /* 4524 */ "vlsseg2e32.v\t\0" |
| /* 4538 */ "vssseg2e32.v\t\0" |
| /* 4552 */ "vsseg2e32.v\t\0" |
| /* 4565 */ "vlseg3e32.v\t\0" |
| /* 4578 */ "vlsseg3e32.v\t\0" |
| /* 4592 */ "vssseg3e32.v\t\0" |
| /* 4606 */ "vsseg3e32.v\t\0" |
| /* 4619 */ "vlseg4e32.v\t\0" |
| /* 4632 */ "vlsseg4e32.v\t\0" |
| /* 4646 */ "vssseg4e32.v\t\0" |
| /* 4660 */ "vsseg4e32.v\t\0" |
| /* 4673 */ "vlseg5e32.v\t\0" |
| /* 4686 */ "vlsseg5e32.v\t\0" |
| /* 4700 */ "vssseg5e32.v\t\0" |
| /* 4714 */ "vsseg5e32.v\t\0" |
| /* 4727 */ "vlseg6e32.v\t\0" |
| /* 4740 */ "vlsseg6e32.v\t\0" |
| /* 4754 */ "vssseg6e32.v\t\0" |
| /* 4768 */ "vsseg6e32.v\t\0" |
| /* 4781 */ "vlseg7e32.v\t\0" |
| /* 4794 */ "vlsseg7e32.v\t\0" |
| /* 4808 */ "vssseg7e32.v\t\0" |
| /* 4822 */ "vsseg7e32.v\t\0" |
| /* 4835 */ "vlseg8e32.v\t\0" |
| /* 4848 */ "vlsseg8e32.v\t\0" |
| /* 4862 */ "vssseg8e32.v\t\0" |
| /* 4876 */ "vsseg8e32.v\t\0" |
| /* 4889 */ "vle32.v\t\0" |
| /* 4898 */ "vl1re32.v\t\0" |
| /* 4909 */ "vl2re32.v\t\0" |
| /* 4920 */ "vl4re32.v\t\0" |
| /* 4931 */ "vl8re32.v\t\0" |
| /* 4942 */ "vlse32.v\t\0" |
| /* 4952 */ "vsse32.v\t\0" |
| /* 4962 */ "vse32.v\t\0" |
| /* 4971 */ "vloxseg2ei32.v\t\0" |
| /* 4987 */ "vsoxseg2ei32.v\t\0" |
| /* 5003 */ "vluxseg2ei32.v\t\0" |
| /* 5019 */ "vsuxseg2ei32.v\t\0" |
| /* 5035 */ "vloxseg3ei32.v\t\0" |
| /* 5051 */ "vsoxseg3ei32.v\t\0" |
| /* 5067 */ "vluxseg3ei32.v\t\0" |
| /* 5083 */ "vsuxseg3ei32.v\t\0" |
| /* 5099 */ "vloxseg4ei32.v\t\0" |
| /* 5115 */ "vsoxseg4ei32.v\t\0" |
| /* 5131 */ "vluxseg4ei32.v\t\0" |
| /* 5147 */ "vsuxseg4ei32.v\t\0" |
| /* 5163 */ "vloxseg5ei32.v\t\0" |
| /* 5179 */ "vsoxseg5ei32.v\t\0" |
| /* 5195 */ "vluxseg5ei32.v\t\0" |
| /* 5211 */ "vsuxseg5ei32.v\t\0" |
| /* 5227 */ "vloxseg6ei32.v\t\0" |
| /* 5243 */ "vsoxseg6ei32.v\t\0" |
| /* 5259 */ "vluxseg6ei32.v\t\0" |
| /* 5275 */ "vsuxseg6ei32.v\t\0" |
| /* 5291 */ "vloxseg7ei32.v\t\0" |
| /* 5307 */ "vsoxseg7ei32.v\t\0" |
| /* 5323 */ "vluxseg7ei32.v\t\0" |
| /* 5339 */ "vsuxseg7ei32.v\t\0" |
| /* 5355 */ "vloxseg8ei32.v\t\0" |
| /* 5371 */ "vsoxseg8ei32.v\t\0" |
| /* 5387 */ "vluxseg8ei32.v\t\0" |
| /* 5403 */ "vsuxseg8ei32.v\t\0" |
| /* 5419 */ "vloxei32.v\t\0" |
| /* 5431 */ "vsoxei32.v\t\0" |
| /* 5443 */ "vluxei32.v\t\0" |
| /* 5455 */ "vsuxei32.v\t\0" |
| /* 5467 */ "vlseg2e64.v\t\0" |
| /* 5480 */ "vlsseg2e64.v\t\0" |
| /* 5494 */ "vssseg2e64.v\t\0" |
| /* 5508 */ "vsseg2e64.v\t\0" |
| /* 5521 */ "vlseg3e64.v\t\0" |
| /* 5534 */ "vlsseg3e64.v\t\0" |
| /* 5548 */ "vssseg3e64.v\t\0" |
| /* 5562 */ "vsseg3e64.v\t\0" |
| /* 5575 */ "vlseg4e64.v\t\0" |
| /* 5588 */ "vlsseg4e64.v\t\0" |
| /* 5602 */ "vssseg4e64.v\t\0" |
| /* 5616 */ "vsseg4e64.v\t\0" |
| /* 5629 */ "vlseg5e64.v\t\0" |
| /* 5642 */ "vlsseg5e64.v\t\0" |
| /* 5656 */ "vssseg5e64.v\t\0" |
| /* 5670 */ "vsseg5e64.v\t\0" |
| /* 5683 */ "vlseg6e64.v\t\0" |
| /* 5696 */ "vlsseg6e64.v\t\0" |
| /* 5710 */ "vssseg6e64.v\t\0" |
| /* 5724 */ "vsseg6e64.v\t\0" |
| /* 5737 */ "vlseg7e64.v\t\0" |
| /* 5750 */ "vlsseg7e64.v\t\0" |
| /* 5764 */ "vssseg7e64.v\t\0" |
| /* 5778 */ "vsseg7e64.v\t\0" |
| /* 5791 */ "vlseg8e64.v\t\0" |
| /* 5804 */ "vlsseg8e64.v\t\0" |
| /* 5818 */ "vssseg8e64.v\t\0" |
| /* 5832 */ "vsseg8e64.v\t\0" |
| /* 5845 */ "vle64.v\t\0" |
| /* 5854 */ "vl1re64.v\t\0" |
| /* 5865 */ "vl2re64.v\t\0" |
| /* 5876 */ "vl4re64.v\t\0" |
| /* 5887 */ "vl8re64.v\t\0" |
| /* 5898 */ "vlse64.v\t\0" |
| /* 5908 */ "vsse64.v\t\0" |
| /* 5918 */ "vse64.v\t\0" |
| /* 5927 */ "vloxseg2ei64.v\t\0" |
| /* 5943 */ "vsoxseg2ei64.v\t\0" |
| /* 5959 */ "vluxseg2ei64.v\t\0" |
| /* 5975 */ "vsuxseg2ei64.v\t\0" |
| /* 5991 */ "vloxseg3ei64.v\t\0" |
| /* 6007 */ "vsoxseg3ei64.v\t\0" |
| /* 6023 */ "vluxseg3ei64.v\t\0" |
| /* 6039 */ "vsuxseg3ei64.v\t\0" |
| /* 6055 */ "vloxseg4ei64.v\t\0" |
| /* 6071 */ "vsoxseg4ei64.v\t\0" |
| /* 6087 */ "vluxseg4ei64.v\t\0" |
| /* 6103 */ "vsuxseg4ei64.v\t\0" |
| /* 6119 */ "vloxseg5ei64.v\t\0" |
| /* 6135 */ "vsoxseg5ei64.v\t\0" |
| /* 6151 */ "vluxseg5ei64.v\t\0" |
| /* 6167 */ "vsuxseg5ei64.v\t\0" |
| /* 6183 */ "vloxseg6ei64.v\t\0" |
| /* 6199 */ "vsoxseg6ei64.v\t\0" |
| /* 6215 */ "vluxseg6ei64.v\t\0" |
| /* 6231 */ "vsuxseg6ei64.v\t\0" |
| /* 6247 */ "vloxseg7ei64.v\t\0" |
| /* 6263 */ "vsoxseg7ei64.v\t\0" |
| /* 6279 */ "vluxseg7ei64.v\t\0" |
| /* 6295 */ "vsuxseg7ei64.v\t\0" |
| /* 6311 */ "vloxseg8ei64.v\t\0" |
| /* 6327 */ "vsoxseg8ei64.v\t\0" |
| /* 6343 */ "vluxseg8ei64.v\t\0" |
| /* 6359 */ "vsuxseg8ei64.v\t\0" |
| /* 6375 */ "vloxei64.v\t\0" |
| /* 6387 */ "vsoxei64.v\t\0" |
| /* 6399 */ "vluxei64.v\t\0" |
| /* 6411 */ "vsuxei64.v\t\0" |
| /* 6423 */ "vlseg2e16.v\t\0" |
| /* 6436 */ "vlsseg2e16.v\t\0" |
| /* 6450 */ "vssseg2e16.v\t\0" |
| /* 6464 */ "vsseg2e16.v\t\0" |
| /* 6477 */ "vlseg3e16.v\t\0" |
| /* 6490 */ "vlsseg3e16.v\t\0" |
| /* 6504 */ "vssseg3e16.v\t\0" |
| /* 6518 */ "vsseg3e16.v\t\0" |
| /* 6531 */ "vlseg4e16.v\t\0" |
| /* 6544 */ "vlsseg4e16.v\t\0" |
| /* 6558 */ "vssseg4e16.v\t\0" |
| /* 6572 */ "vsseg4e16.v\t\0" |
| /* 6585 */ "vlseg5e16.v\t\0" |
| /* 6598 */ "vlsseg5e16.v\t\0" |
| /* 6612 */ "vssseg5e16.v\t\0" |
| /* 6626 */ "vsseg5e16.v\t\0" |
| /* 6639 */ "vlseg6e16.v\t\0" |
| /* 6652 */ "vlsseg6e16.v\t\0" |
| /* 6666 */ "vssseg6e16.v\t\0" |
| /* 6680 */ "vsseg6e16.v\t\0" |
| /* 6693 */ "vlseg7e16.v\t\0" |
| /* 6706 */ "vlsseg7e16.v\t\0" |
| /* 6720 */ "vssseg7e16.v\t\0" |
| /* 6734 */ "vsseg7e16.v\t\0" |
| /* 6747 */ "vlseg8e16.v\t\0" |
| /* 6760 */ "vlsseg8e16.v\t\0" |
| /* 6774 */ "vssseg8e16.v\t\0" |
| /* 6788 */ "vsseg8e16.v\t\0" |
| /* 6801 */ "vle16.v\t\0" |
| /* 6810 */ "vl1re16.v\t\0" |
| /* 6821 */ "vl2re16.v\t\0" |
| /* 6832 */ "vl4re16.v\t\0" |
| /* 6843 */ "vl8re16.v\t\0" |
| /* 6854 */ "vlse16.v\t\0" |
| /* 6864 */ "vsse16.v\t\0" |
| /* 6874 */ "vse16.v\t\0" |
| /* 6883 */ "vloxseg2ei16.v\t\0" |
| /* 6899 */ "vsoxseg2ei16.v\t\0" |
| /* 6915 */ "vluxseg2ei16.v\t\0" |
| /* 6931 */ "vsuxseg2ei16.v\t\0" |
| /* 6947 */ "vloxseg3ei16.v\t\0" |
| /* 6963 */ "vsoxseg3ei16.v\t\0" |
| /* 6979 */ "vluxseg3ei16.v\t\0" |
| /* 6995 */ "vsuxseg3ei16.v\t\0" |
| /* 7011 */ "vloxseg4ei16.v\t\0" |
| /* 7027 */ "vsoxseg4ei16.v\t\0" |
| /* 7043 */ "vluxseg4ei16.v\t\0" |
| /* 7059 */ "vsuxseg4ei16.v\t\0" |
| /* 7075 */ "vloxseg5ei16.v\t\0" |
| /* 7091 */ "vsoxseg5ei16.v\t\0" |
| /* 7107 */ "vluxseg5ei16.v\t\0" |
| /* 7123 */ "vsuxseg5ei16.v\t\0" |
| /* 7139 */ "vloxseg6ei16.v\t\0" |
| /* 7155 */ "vsoxseg6ei16.v\t\0" |
| /* 7171 */ "vluxseg6ei16.v\t\0" |
| /* 7187 */ "vsuxseg6ei16.v\t\0" |
| /* 7203 */ "vloxseg7ei16.v\t\0" |
| /* 7219 */ "vsoxseg7ei16.v\t\0" |
| /* 7235 */ "vluxseg7ei16.v\t\0" |
| /* 7251 */ "vsuxseg7ei16.v\t\0" |
| /* 7267 */ "vloxseg8ei16.v\t\0" |
| /* 7283 */ "vsoxseg8ei16.v\t\0" |
| /* 7299 */ "vluxseg8ei16.v\t\0" |
| /* 7315 */ "vsuxseg8ei16.v\t\0" |
| /* 7331 */ "vloxei16.v\t\0" |
| /* 7343 */ "vsoxei16.v\t\0" |
| /* 7355 */ "vluxei16.v\t\0" |
| /* 7367 */ "vsuxei16.v\t\0" |
| /* 7379 */ "vfrec7.v\t\0" |
| /* 7389 */ "vfrsqrt7.v\t\0" |
| /* 7401 */ "vlseg2e8.v\t\0" |
| /* 7413 */ "vlsseg2e8.v\t\0" |
| /* 7426 */ "vssseg2e8.v\t\0" |
| /* 7439 */ "vsseg2e8.v\t\0" |
| /* 7451 */ "vlseg3e8.v\t\0" |
| /* 7463 */ "vlsseg3e8.v\t\0" |
| /* 7476 */ "vssseg3e8.v\t\0" |
| /* 7489 */ "vsseg3e8.v\t\0" |
| /* 7501 */ "vlseg4e8.v\t\0" |
| /* 7513 */ "vlsseg4e8.v\t\0" |
| /* 7526 */ "vssseg4e8.v\t\0" |
| /* 7539 */ "vsseg4e8.v\t\0" |
| /* 7551 */ "vlseg5e8.v\t\0" |
| /* 7563 */ "vlsseg5e8.v\t\0" |
| /* 7576 */ "vssseg5e8.v\t\0" |
| /* 7589 */ "vsseg5e8.v\t\0" |
| /* 7601 */ "vlseg6e8.v\t\0" |
| /* 7613 */ "vlsseg6e8.v\t\0" |
| /* 7626 */ "vssseg6e8.v\t\0" |
| /* 7639 */ "vsseg6e8.v\t\0" |
| /* 7651 */ "vlseg7e8.v\t\0" |
| /* 7663 */ "vlsseg7e8.v\t\0" |
| /* 7676 */ "vssseg7e8.v\t\0" |
| /* 7689 */ "vsseg7e8.v\t\0" |
| /* 7701 */ "vlseg8e8.v\t\0" |
| /* 7713 */ "vlsseg8e8.v\t\0" |
| /* 7726 */ "vssseg8e8.v\t\0" |
| /* 7739 */ "vsseg8e8.v\t\0" |
| /* 7751 */ "vle8.v\t\0" |
| /* 7759 */ "vl1re8.v\t\0" |
| /* 7769 */ "vl2re8.v\t\0" |
| /* 7779 */ "vl4re8.v\t\0" |
| /* 7789 */ "vl8re8.v\t\0" |
| /* 7799 */ "vlse8.v\t\0" |
| /* 7808 */ "vsse8.v\t\0" |
| /* 7817 */ "vse8.v\t\0" |
| /* 7825 */ "vloxseg2ei8.v\t\0" |
| /* 7840 */ "vsoxseg2ei8.v\t\0" |
| /* 7855 */ "vluxseg2ei8.v\t\0" |
| /* 7870 */ "vsuxseg2ei8.v\t\0" |
| /* 7885 */ "vloxseg3ei8.v\t\0" |
| /* 7900 */ "vsoxseg3ei8.v\t\0" |
| /* 7915 */ "vluxseg3ei8.v\t\0" |
| /* 7930 */ "vsuxseg3ei8.v\t\0" |
| /* 7945 */ "vloxseg4ei8.v\t\0" |
| /* 7960 */ "vsoxseg4ei8.v\t\0" |
| /* 7975 */ "vluxseg4ei8.v\t\0" |
| /* 7990 */ "vsuxseg4ei8.v\t\0" |
| /* 8005 */ "vloxseg5ei8.v\t\0" |
| /* 8020 */ "vsoxseg5ei8.v\t\0" |
| /* 8035 */ "vluxseg5ei8.v\t\0" |
| /* 8050 */ "vsuxseg5ei8.v\t\0" |
| /* 8065 */ "vloxseg6ei8.v\t\0" |
| /* 8080 */ "vsoxseg6ei8.v\t\0" |
| /* 8095 */ "vluxseg6ei8.v\t\0" |
| /* 8110 */ "vsuxseg6ei8.v\t\0" |
| /* 8125 */ "vloxseg7ei8.v\t\0" |
| /* 8140 */ "vsoxseg7ei8.v\t\0" |
| /* 8155 */ "vluxseg7ei8.v\t\0" |
| /* 8170 */ "vsuxseg7ei8.v\t\0" |
| /* 8185 */ "vloxseg8ei8.v\t\0" |
| /* 8200 */ "vsoxseg8ei8.v\t\0" |
| /* 8215 */ "vluxseg8ei8.v\t\0" |
| /* 8230 */ "vsuxseg8ei8.v\t\0" |
| /* 8245 */ "vloxei8.v\t\0" |
| /* 8256 */ "vsoxei8.v\t\0" |
| /* 8267 */ "vluxei8.v\t\0" |
| /* 8278 */ "vsuxei8.v\t\0" |
| /* 8289 */ "vid.v\t\0" |
| /* 8296 */ "vfwcvt.f.f.v\t\0" |
| /* 8310 */ "vfcvt.xu.f.v\t\0" |
| /* 8324 */ "vfwcvt.xu.f.v\t\0" |
| /* 8339 */ "vfcvt.rtz.xu.f.v\t\0" |
| /* 8357 */ "vfwcvt.rtz.xu.f.v\t\0" |
| /* 8376 */ "vfcvt.x.f.v\t\0" |
| /* 8389 */ "vfwcvt.x.f.v\t\0" |
| /* 8403 */ "vfcvt.rtz.x.f.v\t\0" |
| /* 8420 */ "vfwcvt.rtz.x.f.v\t\0" |
| /* 8438 */ "vlseg2e32ff.v\t\0" |
| /* 8453 */ "vlseg3e32ff.v\t\0" |
| /* 8468 */ "vlseg4e32ff.v\t\0" |
| /* 8483 */ "vlseg5e32ff.v\t\0" |
| /* 8498 */ "vlseg6e32ff.v\t\0" |
| /* 8513 */ "vlseg7e32ff.v\t\0" |
| /* 8528 */ "vlseg8e32ff.v\t\0" |
| /* 8543 */ "vle32ff.v\t\0" |
| /* 8554 */ "vlseg2e64ff.v\t\0" |
| /* 8569 */ "vlseg3e64ff.v\t\0" |
| /* 8584 */ "vlseg4e64ff.v\t\0" |
| /* 8599 */ "vlseg5e64ff.v\t\0" |
| /* 8614 */ "vlseg6e64ff.v\t\0" |
| /* 8629 */ "vlseg7e64ff.v\t\0" |
| /* 8644 */ "vlseg8e64ff.v\t\0" |
| /* 8659 */ "vle64ff.v\t\0" |
| /* 8670 */ "vlseg2e16ff.v\t\0" |
| /* 8685 */ "vlseg3e16ff.v\t\0" |
| /* 8700 */ "vlseg4e16ff.v\t\0" |
| /* 8715 */ "vlseg5e16ff.v\t\0" |
| /* 8730 */ "vlseg6e16ff.v\t\0" |
| /* 8745 */ "vlseg7e16ff.v\t\0" |
| /* 8760 */ "vlseg8e16ff.v\t\0" |
| /* 8775 */ "vle16ff.v\t\0" |
| /* 8786 */ "vlseg2e8ff.v\t\0" |
| /* 8800 */ "vlseg3e8ff.v\t\0" |
| /* 8814 */ "vlseg4e8ff.v\t\0" |
| /* 8828 */ "vlseg5e8ff.v\t\0" |
| /* 8842 */ "vlseg6e8ff.v\t\0" |
| /* 8856 */ "vlseg7e8ff.v\t\0" |
| /* 8870 */ "vlseg8e8ff.v\t\0" |
| /* 8884 */ "vle8ff.v\t\0" |
| /* 8894 */ "vlm.v\t\0" |
| /* 8901 */ "vsm.v\t\0" |
| /* 8908 */ "vs1r.v\t\0" |
| /* 8916 */ "vmv1r.v\t\0" |
| /* 8925 */ "vs2r.v\t\0" |
| /* 8933 */ "vmv2r.v\t\0" |
| /* 8942 */ "vs4r.v\t\0" |
| /* 8950 */ "vmv4r.v\t\0" |
| /* 8959 */ "vs8r.v\t\0" |
| /* 8967 */ "vmv8r.v\t\0" |
| /* 8976 */ "vfclass.v\t\0" |
| /* 8987 */ "vfsqrt.v\t\0" |
| /* 8997 */ "vfcvt.f.xu.v\t\0" |
| /* 9011 */ "vfwcvt.f.xu.v\t\0" |
| /* 9026 */ "vmv.v.v\t\0" |
| /* 9035 */ "vfcvt.f.x.v\t\0" |
| /* 9048 */ "vfwcvt.f.x.v\t\0" |
| /* 9062 */ "div\t\0" |
| /* 9067 */ "c.mv\t\0" |
| /* 9073 */ "binv\t\0" |
| /* 9079 */ "vrgatherei16.vv\t\0" |
| /* 9096 */ "th.vmaqa.vv\t\0" |
| /* 9109 */ "vssra.vv\t\0" |
| /* 9119 */ "vsra.vv\t\0" |
| /* 9128 */ "vasub.vv\t\0" |
| /* 9138 */ "vfsub.vv\t\0" |
| /* 9148 */ "vfmsub.vv\t\0" |
| /* 9159 */ "vfnmsub.vv\t\0" |
| /* 9171 */ "vnmsub.vv\t\0" |
| /* 9182 */ "vssub.vv\t\0" |
| /* 9192 */ "vsub.vv\t\0" |
| /* 9201 */ "vfwsub.vv\t\0" |
| /* 9212 */ "vwsub.vv\t\0" |
| /* 9222 */ "vfmsac.vv\t\0" |
| /* 9233 */ "vfnmsac.vv\t\0" |
| /* 9245 */ "vnmsac.vv\t\0" |
| /* 9256 */ "vfwnmsac.vv\t\0" |
| /* 9269 */ "vfwmsac.vv\t\0" |
| /* 9281 */ "vmsbc.vv\t\0" |
| /* 9291 */ "vfmacc.vv\t\0" |
| /* 9302 */ "vfnmacc.vv\t\0" |
| /* 9314 */ "vfwnmacc.vv\t\0" |
| /* 9327 */ "vmacc.vv\t\0" |
| /* 9337 */ "vfwmacc.vv\t\0" |
| /* 9349 */ "vwmacc.vv\t\0" |
| /* 9360 */ "vmadc.vv\t\0" |
| /* 9370 */ "vaadd.vv\t\0" |
| /* 9380 */ "vfadd.vv\t\0" |
| /* 9390 */ "vfmadd.vv\t\0" |
| /* 9401 */ "vfnmadd.vv\t\0" |
| /* 9413 */ "vmadd.vv\t\0" |
| /* 9423 */ "vsadd.vv\t\0" |
| /* 9433 */ "vadd.vv\t\0" |
| /* 9442 */ "vfwadd.vv\t\0" |
| /* 9453 */ "vwadd.vv\t\0" |
| /* 9463 */ "vand.vv\t\0" |
| /* 9472 */ "vmfle.vv\t\0" |
| /* 9482 */ "vmsle.vv\t\0" |
| /* 9492 */ "vmfne.vv\t\0" |
| /* 9502 */ "vmsne.vv\t\0" |
| /* 9512 */ "vmulh.vv\t\0" |
| /* 9522 */ "vfsgnj.vv\t\0" |
| /* 9533 */ "vsll.vv\t\0" |
| /* 9542 */ "vssrl.vv\t\0" |
| /* 9552 */ "vsrl.vv\t\0" |
| /* 9561 */ "vfmul.vv\t\0" |
| /* 9571 */ "vsmul.vv\t\0" |
| /* 9581 */ "vmul.vv\t\0" |
| /* 9590 */ "vfwmul.vv\t\0" |
| /* 9601 */ "vwmul.vv\t\0" |
| /* 9611 */ "vrem.vv\t\0" |
| /* 9620 */ "vfmin.vv\t\0" |
| /* 9630 */ "vmin.vv\t\0" |
| /* 9639 */ "vfsgnjn.vv\t\0" |
| /* 9651 */ "vmfeq.vv\t\0" |
| /* 9661 */ "vmseq.vv\t\0" |
| /* 9671 */ "vrgather.vv\t\0" |
| /* 9684 */ "vor.vv\t\0" |
| /* 9692 */ "vxor.vv\t\0" |
| /* 9701 */ "vmflt.vv\t\0" |
| /* 9711 */ "vmslt.vv\t\0" |
| /* 9721 */ "th.vmaqau.vv\t\0" |
| /* 9735 */ "vasubu.vv\t\0" |
| /* 9746 */ "vssubu.vv\t\0" |
| /* 9757 */ "vwsubu.vv\t\0" |
| /* 9768 */ "vwmaccu.vv\t\0" |
| /* 9780 */ "vaaddu.vv\t\0" |
| /* 9791 */ "vsaddu.vv\t\0" |
| /* 9802 */ "vwaddu.vv\t\0" |
| /* 9813 */ "vmsleu.vv\t\0" |
| /* 9824 */ "vmulhu.vv\t\0" |
| /* 9835 */ "vwmulu.vv\t\0" |
| /* 9846 */ "vremu.vv\t\0" |
| /* 9856 */ "vminu.vv\t\0" |
| /* 9866 */ "th.vmaqasu.vv\t\0" |
| /* 9881 */ "vwmaccsu.vv\t\0" |
| /* 9894 */ "vmulhsu.vv\t\0" |
| /* 9906 */ "vwmulsu.vv\t\0" |
| /* 9918 */ "vmsltu.vv\t\0" |
| /* 9929 */ "vdivu.vv\t\0" |
| /* 9939 */ "vmaxu.vv\t\0" |
| /* 9949 */ "vfdiv.vv\t\0" |
| /* 9959 */ "vdiv.vv\t\0" |
| /* 9968 */ "vfmax.vv\t\0" |
| /* 9978 */ "vmax.vv\t\0" |
| /* 9987 */ "vfsgnjx.vv\t\0" |
| /* 9999 */ "vnsra.wv\t\0" |
| /* 10009 */ "vfwsub.wv\t\0" |
| /* 10020 */ "vwsub.wv\t\0" |
| /* 10030 */ "vfwadd.wv\t\0" |
| /* 10041 */ "vwadd.wv\t\0" |
| /* 10051 */ "vnsrl.wv\t\0" |
| /* 10061 */ "vnclip.wv\t\0" |
| /* 10072 */ "vwsubu.wv\t\0" |
| /* 10083 */ "vwaddu.wv\t\0" |
| /* 10094 */ "vnclipu.wv\t\0" |
| /* 10106 */ "sc.w\t\0" |
| /* 10112 */ "fcvt.d.w\t\0" |
| /* 10122 */ "amoadd.w\t\0" |
| /* 10132 */ "amoand.w\t\0" |
| /* 10142 */ "vfncvt.rod.f.f.w\t\0" |
| /* 10160 */ "vfncvt.f.f.w\t\0" |
| /* 10174 */ "vfncvt.xu.f.w\t\0" |
| /* 10189 */ "vfncvt.rtz.xu.f.w\t\0" |
| /* 10208 */ "vfncvt.x.f.w\t\0" |
| /* 10222 */ "vfncvt.rtz.x.f.w\t\0" |
| /* 10240 */ "fcvt.h.w\t\0" |
| /* 10250 */ "prefetch.w\t\0" |
| /* 10262 */ "amomin.w\t\0" |
| /* 10272 */ "amoswap.w\t\0" |
| /* 10283 */ "lr.w\t\0" |
| /* 10289 */ "amoor.w\t\0" |
| /* 10298 */ "amoxor.w\t\0" |
| /* 10308 */ "fcvt.s.w\t\0" |
| /* 10318 */ "zext.w\t\0" |
| /* 10326 */ "amominu.w\t\0" |
| /* 10337 */ "vfncvt.f.xu.w\t\0" |
| /* 10352 */ "amomaxu.w\t\0" |
| /* 10363 */ "hlv.w\t\0" |
| /* 10370 */ "hsv.w\t\0" |
| /* 10377 */ "vfncvt.f.x.w\t\0" |
| /* 10391 */ "fmv.x.w\t\0" |
| /* 10400 */ "amomax.w\t\0" |
| /* 10410 */ "sraw\t\0" |
| /* 10416 */ "c.subw\t\0" |
| /* 10424 */ "c.addw\t\0" |
| /* 10432 */ "sraiw\t\0" |
| /* 10439 */ "c.addiw\t\0" |
| /* 10448 */ "slliw\t\0" |
| /* 10455 */ "srliw\t\0" |
| /* 10462 */ "roriw\t\0" |
| /* 10469 */ "packw\t\0" |
| /* 10476 */ "c.lw\t\0" |
| /* 10482 */ "c.flw\t\0" |
| /* 10489 */ "sllw\t\0" |
| /* 10495 */ "rolw\t\0" |
| /* 10501 */ "srlw\t\0" |
| /* 10507 */ "mulw\t\0" |
| /* 10513 */ "remw\t\0" |
| /* 10519 */ "cpopw\t\0" |
| /* 10526 */ "rorw\t\0" |
| /* 10532 */ "csrrw\t\0" |
| /* 10539 */ "c.sw\t\0" |
| /* 10545 */ "c.fsw\t\0" |
| /* 10552 */ "sh1add.uw\t\0" |
| /* 10563 */ "sh2add.uw\t\0" |
| /* 10574 */ "sh3add.uw\t\0" |
| /* 10585 */ "slli.uw\t\0" |
| /* 10594 */ "remuw\t\0" |
| /* 10601 */ "divuw\t\0" |
| /* 10608 */ "divw\t\0" |
| /* 10614 */ "clzw\t\0" |
| /* 10620 */ "ctzw\t\0" |
| /* 10626 */ "fmv.d.x\t\0" |
| /* 10635 */ "fmv.h.x\t\0" |
| /* 10644 */ "vmv.s.x\t\0" |
| /* 10653 */ "vmv.v.x\t\0" |
| /* 10662 */ "fmv.w.x\t\0" |
| /* 10671 */ "max\t\0" |
| /* 10676 */ "th.vmaqa.vx\t\0" |
| /* 10689 */ "vssra.vx\t\0" |
| /* 10699 */ "vsra.vx\t\0" |
| /* 10708 */ "vasub.vx\t\0" |
| /* 10718 */ "vnmsub.vx\t\0" |
| /* 10729 */ "vrsub.vx\t\0" |
| /* 10739 */ "vssub.vx\t\0" |
| /* 10749 */ "vsub.vx\t\0" |
| /* 10758 */ "vwsub.vx\t\0" |
| /* 10768 */ "vnmsac.vx\t\0" |
| /* 10779 */ "vmsbc.vx\t\0" |
| /* 10789 */ "vmacc.vx\t\0" |
| /* 10799 */ "vwmacc.vx\t\0" |
| /* 10810 */ "vmadc.vx\t\0" |
| /* 10820 */ "vaadd.vx\t\0" |
| /* 10830 */ "vmadd.vx\t\0" |
| /* 10840 */ "vsadd.vx\t\0" |
| /* 10850 */ "vadd.vx\t\0" |
| /* 10859 */ "vwadd.vx\t\0" |
| /* 10869 */ "vand.vx\t\0" |
| /* 10878 */ "vmsge.vx\t\0" |
| /* 10888 */ "vmsle.vx\t\0" |
| /* 10898 */ "vmsne.vx\t\0" |
| /* 10908 */ "vmulh.vx\t\0" |
| /* 10918 */ "vsll.vx\t\0" |
| /* 10927 */ "vssrl.vx\t\0" |
| /* 10937 */ "vsrl.vx\t\0" |
| /* 10946 */ "vsmul.vx\t\0" |
| /* 10956 */ "vmul.vx\t\0" |
| /* 10965 */ "vwmul.vx\t\0" |
| /* 10975 */ "vrem.vx\t\0" |
| /* 10984 */ "vmin.vx\t\0" |
| /* 10993 */ "vslide1down.vx\t\0" |
| /* 11009 */ "vslidedown.vx\t\0" |
| /* 11024 */ "vslide1up.vx\t\0" |
| /* 11038 */ "vslideup.vx\t\0" |
| /* 11051 */ "vmseq.vx\t\0" |
| /* 11061 */ "vrgather.vx\t\0" |
| /* 11074 */ "vor.vx\t\0" |
| /* 11082 */ "vxor.vx\t\0" |
| /* 11091 */ "th.vmaqaus.vx\t\0" |
| /* 11106 */ "vwmaccus.vx\t\0" |
| /* 11119 */ "vmsgt.vx\t\0" |
| /* 11129 */ "vmslt.vx\t\0" |
| /* 11139 */ "th.vmaqau.vx\t\0" |
| /* 11153 */ "vasubu.vx\t\0" |
| /* 11164 */ "vssubu.vx\t\0" |
| /* 11175 */ "vwsubu.vx\t\0" |
| /* 11186 */ "vwmaccu.vx\t\0" |
| /* 11198 */ "vaaddu.vx\t\0" |
| /* 11209 */ "vsaddu.vx\t\0" |
| /* 11220 */ "vwaddu.vx\t\0" |
| /* 11231 */ "vmsgeu.vx\t\0" |
| /* 11242 */ "vmsleu.vx\t\0" |
| /* 11253 */ "vmulhu.vx\t\0" |
| /* 11264 */ "vwmulu.vx\t\0" |
| /* 11275 */ "vremu.vx\t\0" |
| /* 11285 */ "vminu.vx\t\0" |
| /* 11295 */ "th.vmaqasu.vx\t\0" |
| /* 11310 */ "vwmaccsu.vx\t\0" |
| /* 11323 */ "vmulhsu.vx\t\0" |
| /* 11335 */ "vwmulsu.vx\t\0" |
| /* 11347 */ "vmsgtu.vx\t\0" |
| /* 11358 */ "vmsltu.vx\t\0" |
| /* 11369 */ "vdivu.vx\t\0" |
| /* 11379 */ "vmaxu.vx\t\0" |
| /* 11389 */ "vdiv.vx\t\0" |
| /* 11398 */ "vmax.vx\t\0" |
| /* 11407 */ "vnsra.wx\t\0" |
| /* 11417 */ "vwsub.wx\t\0" |
| /* 11427 */ "vwadd.wx\t\0" |
| /* 11437 */ "vnsrl.wx\t\0" |
| /* 11447 */ "vnclip.wx\t\0" |
| /* 11458 */ "vwsubu.wx\t\0" |
| /* 11469 */ "vwaddu.wx\t\0" |
| /* 11480 */ "vnclipu.wx\t\0" |
| /* 11492 */ "c.bnez\t\0" |
| /* 11500 */ "clz\t\0" |
| /* 11505 */ "c.beqz\t\0" |
| /* 11513 */ "ctz\t\0" |
| /* 11518 */ ".insn r4 \0" |
| /* 11528 */ ".insn b \0" |
| /* 11537 */ ".insn i \0" |
| /* 11546 */ ".insn j \0" |
| /* 11555 */ ".insn r \0" |
| /* 11564 */ ".insn s \0" |
| /* 11573 */ ".insn u \0" |
| /* 11582 */ "# XRay Function Patchable RET.\0" |
| /* 11613 */ "# XRay Typed Event Log.\0" |
| /* 11637 */ "# XRay Custom Event Log.\0" |
| /* 11662 */ "# XRay Function Enter.\0" |
| /* 11685 */ "# XRay Tail Call Exit.\0" |
| /* 11708 */ "# XRay Function Exit.\0" |
| /* 11730 */ "LIFETIME_END\0" |
| /* 11743 */ "PSEUDO_PROBE\0" |
| /* 11756 */ "BUNDLE\0" |
| /* 11763 */ "DBG_VALUE\0" |
| /* 11773 */ "DBG_INSTR_REF\0" |
| /* 11787 */ "DBG_PHI\0" |
| /* 11795 */ "DBG_LABEL\0" |
| /* 11805 */ "LIFETIME_START\0" |
| /* 11820 */ "DBG_VALUE_LIST\0" |
| /* 11835 */ "# FEntry call\0" |
| }; |
| #ifdef __GNUC__ |
| #pragma GCC diagnostic pop |
| #endif |
| |
| static const uint32_t OpInfo0[] = { |
| 0U, // PHI |
| 0U, // INLINEASM |
| 0U, // INLINEASM_BR |
| 0U, // CFI_INSTRUCTION |
| 0U, // EH_LABEL |
| 0U, // GC_LABEL |
| 0U, // ANNOTATION_LABEL |
| 0U, // KILL |
| 0U, // EXTRACT_SUBREG |
| 0U, // INSERT_SUBREG |
| 0U, // IMPLICIT_DEF |
| 0U, // SUBREG_TO_REG |
| 0U, // COPY_TO_REGCLASS |
| 11764U, // DBG_VALUE |
| 11821U, // DBG_VALUE_LIST |
| 11774U, // DBG_INSTR_REF |
| 11788U, // DBG_PHI |
| 11796U, // DBG_LABEL |
| 0U, // REG_SEQUENCE |
| 0U, // COPY |
| 11757U, // BUNDLE |
| 11806U, // LIFETIME_START |
| 11731U, // LIFETIME_END |
| 11744U, // PSEUDO_PROBE |
| 0U, // ARITH_FENCE |
| 0U, // STACKMAP |
| 11836U, // FENTRY_CALL |
| 0U, // PATCHPOINT |
| 0U, // LOAD_STACK_GUARD |
| 0U, // PREALLOCATED_SETUP |
| 0U, // PREALLOCATED_ARG |
| 0U, // STATEPOINT |
| 0U, // LOCAL_ESCAPE |
| 0U, // FAULTING_OP |
| 0U, // PATCHABLE_OP |
| 11663U, // PATCHABLE_FUNCTION_ENTER |
| 11583U, // PATCHABLE_RET |
| 11709U, // PATCHABLE_FUNCTION_EXIT |
| 11686U, // PATCHABLE_TAIL_CALL |
| 11638U, // PATCHABLE_EVENT_CALL |
| 11614U, // PATCHABLE_TYPED_EVENT_CALL |
| 0U, // ICALL_BRANCH_FUNNEL |
| 0U, // MEMBARRIER |
| 0U, // G_ASSERT_SEXT |
| 0U, // G_ASSERT_ZEXT |
| 0U, // G_ASSERT_ALIGN |
| 0U, // G_ADD |
| 0U, // G_SUB |
| 0U, // G_MUL |
| 0U, // G_SDIV |
| 0U, // G_UDIV |
| 0U, // G_SREM |
| 0U, // G_UREM |
| 0U, // G_SDIVREM |
| 0U, // G_UDIVREM |
| 0U, // G_AND |
| 0U, // G_OR |
| 0U, // G_XOR |
| 0U, // G_IMPLICIT_DEF |
| 0U, // G_PHI |
| 0U, // G_FRAME_INDEX |
| 0U, // G_GLOBAL_VALUE |
| 0U, // G_EXTRACT |
| 0U, // G_UNMERGE_VALUES |
| 0U, // G_INSERT |
| 0U, // G_MERGE_VALUES |
| 0U, // G_BUILD_VECTOR |
| 0U, // G_BUILD_VECTOR_TRUNC |
| 0U, // G_CONCAT_VECTORS |
| 0U, // G_PTRTOINT |
| 0U, // G_INTTOPTR |
| 0U, // G_BITCAST |
| 0U, // G_FREEZE |
| 0U, // G_INTRINSIC_FPTRUNC_ROUND |
| 0U, // G_INTRINSIC_TRUNC |
| 0U, // G_INTRINSIC_ROUND |
| 0U, // G_INTRINSIC_LRINT |
| 0U, // G_INTRINSIC_ROUNDEVEN |
| 0U, // G_READCYCLECOUNTER |
| 0U, // G_LOAD |
| 0U, // G_SEXTLOAD |
| 0U, // G_ZEXTLOAD |
| 0U, // G_INDEXED_LOAD |
| 0U, // G_INDEXED_SEXTLOAD |
| 0U, // G_INDEXED_ZEXTLOAD |
| 0U, // G_STORE |
| 0U, // G_INDEXED_STORE |
| 0U, // G_ATOMIC_CMPXCHG_WITH_SUCCESS |
| 0U, // G_ATOMIC_CMPXCHG |
| 0U, // G_ATOMICRMW_XCHG |
| 0U, // G_ATOMICRMW_ADD |
| 0U, // G_ATOMICRMW_SUB |
| 0U, // G_ATOMICRMW_AND |
| 0U, // G_ATOMICRMW_NAND |
| 0U, // G_ATOMICRMW_OR |
| 0U, // G_ATOMICRMW_XOR |
| 0U, // G_ATOMICRMW_MAX |
| 0U, // G_ATOMICRMW_MIN |
| 0U, // G_ATOMICRMW_UMAX |
| 0U, // G_ATOMICRMW_UMIN |
| 0U, // G_ATOMICRMW_FADD |
| 0U, // G_ATOMICRMW_FSUB |
| 0U, // G_ATOMICRMW_FMAX |
| 0U, // G_ATOMICRMW_FMIN |
| 0U, // G_ATOMICRMW_UINC_WRAP |
| 0U, // G_ATOMICRMW_UDEC_WRAP |
| 0U, // G_FENCE |
| 0U, // G_BRCOND |
| 0U, // G_BRINDIRECT |
| 0U, // G_INVOKE_REGION_START |
| 0U, // G_INTRINSIC |
| 0U, // G_INTRINSIC_W_SIDE_EFFECTS |
| 0U, // G_ANYEXT |
| 0U, // G_TRUNC |
| 0U, // G_CONSTANT |
| 0U, // G_FCONSTANT |
| 0U, // G_VASTART |
| 0U, // G_VAARG |
| 0U, // G_SEXT |
| 0U, // G_SEXT_INREG |
| 0U, // G_ZEXT |
| 0U, // G_SHL |
| 0U, // G_LSHR |
| 0U, // G_ASHR |
| 0U, // G_FSHL |
| 0U, // G_FSHR |
| 0U, // G_ROTR |
| 0U, // G_ROTL |
| 0U, // G_ICMP |
| 0U, // G_FCMP |
| 0U, // G_SELECT |
| 0U, // G_UADDO |
| 0U, // G_UADDE |
| 0U, // G_USUBO |
| 0U, // G_USUBE |
| 0U, // G_SADDO |
| 0U, // G_SADDE |
| 0U, // G_SSUBO |
| 0U, // G_SSUBE |
| 0U, // G_UMULO |
| 0U, // G_SMULO |
| 0U, // G_UMULH |
| 0U, // G_SMULH |
| 0U, // G_UADDSAT |
| 0U, // G_SADDSAT |
| 0U, // G_USUBSAT |
| 0U, // G_SSUBSAT |
| 0U, // G_USHLSAT |
| 0U, // G_SSHLSAT |
| 0U, // G_SMULFIX |
| 0U, // G_UMULFIX |
| 0U, // G_SMULFIXSAT |
| 0U, // G_UMULFIXSAT |
| 0U, // G_SDIVFIX |
| 0U, // G_UDIVFIX |
| 0U, // G_SDIVFIXSAT |
| 0U, // G_UDIVFIXSAT |
| 0U, // G_FADD |
| 0U, // G_FSUB |
| 0U, // G_FMUL |
| 0U, // G_FMA |
| 0U, // G_FMAD |
| 0U, // G_FDIV |
| 0U, // G_FREM |
| 0U, // G_FPOW |
| 0U, // G_FPOWI |
| 0U, // G_FEXP |
| 0U, // G_FEXP2 |
| 0U, // G_FLOG |
| 0U, // G_FLOG2 |
| 0U, // G_FLOG10 |
| 0U, // G_FNEG |
| 0U, // G_FPEXT |
| 0U, // G_FPTRUNC |
| 0U, // G_FPTOSI |
| 0U, // G_FPTOUI |
| 0U, // G_SITOFP |
| 0U, // G_UITOFP |
| 0U, // G_FABS |
| 0U, // G_FCOPYSIGN |
| 0U, // G_IS_FPCLASS |
| 0U, // G_FCANONICALIZE |
| 0U, // G_FMINNUM |
| 0U, // G_FMAXNUM |
| 0U, // G_FMINNUM_IEEE |
| 0U, // G_FMAXNUM_IEEE |
| 0U, // G_FMINIMUM |
| 0U, // G_FMAXIMUM |
| 0U, // G_PTR_ADD |
| 0U, // G_PTRMASK |
| 0U, // G_SMIN |
| 0U, // G_SMAX |
| 0U, // G_UMIN |
| 0U, // G_UMAX |
| 0U, // G_ABS |
| 0U, // G_LROUND |
| 0U, // G_LLROUND |
| 0U, // G_BR |
| 0U, // G_BRJT |
| 0U, // G_INSERT_VECTOR_ELT |
| 0U, // G_EXTRACT_VECTOR_ELT |
| 0U, // G_SHUFFLE_VECTOR |
| 0U, // G_CTTZ |
| 0U, // G_CTTZ_ZERO_UNDEF |
| 0U, // G_CTLZ |
| 0U, // G_CTLZ_ZERO_UNDEF |
| 0U, // G_CTPOP |
| 0U, // G_BSWAP |
| 0U, // G_BITREVERSE |
| 0U, // G_FCEIL |
| 0U, // G_FCOS |
| 0U, // G_FSIN |
| 0U, // G_FSQRT |
| 0U, // G_FFLOOR |
| 0U, // G_FRINT |
| 0U, // G_FNEARBYINT |
| 0U, // G_ADDRSPACE_CAST |
| 0U, // G_BLOCK_ADDR |
| 0U, // G_JUMP_TABLE |
| 0U, // G_DYN_STACKALLOC |
| 0U, // G_STRICT_FADD |
| 0U, // G_STRICT_FSUB |
| 0U, // G_STRICT_FMUL |
| 0U, // G_STRICT_FDIV |
| 0U, // G_STRICT_FREM |
| 0U, // G_STRICT_FMA |
| 0U, // G_STRICT_FSQRT |
| 0U, // G_READ_REGISTER |
| 0U, // G_WRITE_REGISTER |
| 0U, // G_MEMCPY |
| 0U, // G_MEMCPY_INLINE |
| 0U, // G_MEMMOVE |
| 0U, // G_MEMSET |
| 0U, // G_BZERO |
| 0U, // G_VECREDUCE_SEQ_FADD |
| 0U, // G_VECREDUCE_SEQ_FMUL |
| 0U, // G_VECREDUCE_FADD |
| 0U, // G_VECREDUCE_FMUL |
| 0U, // G_VECREDUCE_FMAX |
| 0U, // G_VECREDUCE_FMIN |
| 0U, // G_VECREDUCE_ADD |
| 0U, // G_VECREDUCE_MUL |
| 0U, // G_VECREDUCE_AND |
| 0U, // G_VECREDUCE_OR |
| 0U, // G_VECREDUCE_XOR |
| 0U, // G_VECREDUCE_SMAX |
| 0U, // G_VECREDUCE_SMIN |
| 0U, // G_VECREDUCE_UMAX |
| 0U, // G_VECREDUCE_UMIN |
| 0U, // G_SBFX |
| 0U, // G_UBFX |
| 11U, // ADJCALLSTACKDOWN |
| 11U, // ADJCALLSTACKUP |
| 11U, // BuildPairF64Pseudo |
| 11U, // HWASAN_CHECK_MEMACCESS_SHORTGRANULES |
| 17124U, // PseudoAddTPRel |
| 11U, // PseudoAtomicLoadNand32 |
| 11U, // PseudoAtomicLoadNand64 |
| 11U, // PseudoBR |
| 11U, // PseudoBRIND |
| 149707U, // PseudoCALL |
| 11U, // PseudoCALLIndirect |
| 8407243U, // PseudoCALLReg |
| 11U, // PseudoCCADD |
| 11U, // PseudoCCADDW |
| 11U, // PseudoCCAND |
| 11U, // PseudoCCMOVGPR |
| 11U, // PseudoCCOR |
| 11U, // PseudoCCSUB |
| 11U, // PseudoCCSUBW |
| 11U, // PseudoCCXOR |
| 11U, // PseudoCmpXchg32 |
| 11U, // PseudoCmpXchg64 |
| 303072027U, // PseudoFLD |
| 303072795U, // PseudoFLH |
| 303081717U, // PseudoFLW |
| 11U, // PseudoFROUND_D |
| 11U, // PseudoFROUND_H |
| 11U, // PseudoFROUND_S |
| 303072047U, // PseudoFSD |
| 303072808U, // PseudoFSH |
| 303081780U, // PseudoFSW |
| 10521851U, // PseudoJump |
| 8405233U, // PseudoLA |
| 8405768U, // PseudoLA_TLS_GD |
| 8405824U, // PseudoLA_TLS_IE |
| 8405347U, // PseudoLB |
| 8409330U, // PseudoLBU |
| 8405781U, // PseudoLD |
| 8406556U, // PseudoLH |
| 8409360U, // PseudoLHU |
| 8406664U, // PseudoLI |
| 8405232U, // PseudoLLA |
| 8415471U, // PseudoLW |
| 8409493U, // PseudoLWU |
| 11U, // PseudoMaskedAtomicLoadAdd32 |
| 11U, // PseudoMaskedAtomicLoadMax32 |
| 11U, // PseudoMaskedAtomicLoadMin32 |
| 11U, // PseudoMaskedAtomicLoadNand32 |
| 11U, // PseudoMaskedAtomicLoadSub32 |
| 11U, // PseudoMaskedAtomicLoadUMax32 |
| 11U, // PseudoMaskedAtomicLoadUMin32 |
| 11U, // PseudoMaskedAtomicSwap32 |
| 11U, // PseudoMaskedCmpXchg32 |
| 11U, // PseudoQuietFLE_D |
| 11U, // PseudoQuietFLE_H |
| 11U, // PseudoQuietFLE_S |
| 11U, // PseudoQuietFLT_D |
| 11U, // PseudoQuietFLT_H |
| 11U, // PseudoQuietFLT_S |
| 11U, // PseudoRET |
| 11U, // PseudoReadVL |
| 11U, // PseudoReadVLENB |
| 303071591U, // PseudoSB |
| 303072041U, // PseudoSD |
| 8405325U, // PseudoSEXT_B |
| 8406425U, // PseudoSEXT_H |
| 303072809U, // PseudoSH |
| 303081774U, // PseudoSW |
| 149700U, // PseudoTAIL |
| 11U, // PseudoTAILIndirect |
| 11U, // PseudoTHVdotVMAQASU_VV_M1 |
| 11U, // PseudoTHVdotVMAQASU_VV_M1_MASK |
| 11U, // PseudoTHVdotVMAQASU_VV_M2 |
| 11U, // PseudoTHVdotVMAQASU_VV_M2_MASK |
| 11U, // PseudoTHVdotVMAQASU_VV_M4 |
| 11U, // PseudoTHVdotVMAQASU_VV_M4_MASK |
| 11U, // PseudoTHVdotVMAQASU_VV_M8 |
| 11U, // PseudoTHVdotVMAQASU_VV_M8_MASK |
| 11U, // PseudoTHVdotVMAQASU_VV_MF2 |
| 11U, // PseudoTHVdotVMAQASU_VV_MF2_MASK |
| 11U, // PseudoTHVdotVMAQASU_VX_M1 |
| 11U, // PseudoTHVdotVMAQASU_VX_M1_MASK |
| 11U, // PseudoTHVdotVMAQASU_VX_M2 |
| 11U, // PseudoTHVdotVMAQASU_VX_M2_MASK |
| 11U, // PseudoTHVdotVMAQASU_VX_M4 |
| 11U, // PseudoTHVdotVMAQASU_VX_M4_MASK |
| 11U, // PseudoTHVdotVMAQASU_VX_M8 |
| 11U, // PseudoTHVdotVMAQASU_VX_M8_MASK |
| 11U, // PseudoTHVdotVMAQASU_VX_MF2 |
| 11U, // PseudoTHVdotVMAQASU_VX_MF2_MASK |
| 11U, // PseudoTHVdotVMAQAUS_VX_M1 |
| 11U, // PseudoTHVdotVMAQAUS_VX_M1_MASK |
| 11U, // PseudoTHVdotVMAQAUS_VX_M2 |
| 11U, // PseudoTHVdotVMAQAUS_VX_M2_MASK |
| 11U, // PseudoTHVdotVMAQAUS_VX_M4 |
| 11U, // PseudoTHVdotVMAQAUS_VX_M4_MASK |
| 11U, // PseudoTHVdotVMAQAUS_VX_M8 |
| 11U, // PseudoTHVdotVMAQAUS_VX_M8_MASK |
| 11U, // PseudoTHVdotVMAQAUS_VX_MF2 |
| 11U, // PseudoTHVdotVMAQAUS_VX_MF2_MASK |
| 11U, // PseudoTHVdotVMAQAU_VV_M1 |
| 11U, // PseudoTHVdotVMAQAU_VV_M1_MASK |
| 11U, // PseudoTHVdotVMAQAU_VV_M2 |
| 11U, // PseudoTHVdotVMAQAU_VV_M2_MASK |
| 11U, // PseudoTHVdotVMAQAU_VV_M4 |
| 11U, // PseudoTHVdotVMAQAU_VV_M4_MASK |
| 11U, // PseudoTHVdotVMAQAU_VV_M8 |
| 11U, // PseudoTHVdotVMAQAU_VV_M8_MASK |
| 11U, // PseudoTHVdotVMAQAU_VV_MF2 |
| 11U, // PseudoTHVdotVMAQAU_VV_MF2_MASK |
| 11U, // PseudoTHVdotVMAQAU_VX_M1 |
| 11U, // PseudoTHVdotVMAQAU_VX_M1_MASK |
| 11U, // PseudoTHVdotVMAQAU_VX_M2 |
| 11U, // PseudoTHVdotVMAQAU_VX_M2_MASK |
| 11U, // PseudoTHVdotVMAQAU_VX_M4 |
| 11U, // PseudoTHVdotVMAQAU_VX_M4_MASK |
| 11U, // PseudoTHVdotVMAQAU_VX_M8 |
| 11U, // PseudoTHVdotVMAQAU_VX_M8_MASK |
| 11U, // PseudoTHVdotVMAQAU_VX_MF2 |
| 11U, // PseudoTHVdotVMAQAU_VX_MF2_MASK |
| 11U, // PseudoTHVdotVMAQA_VV_M1 |
| 11U, // PseudoTHVdotVMAQA_VV_M1_MASK |
| 11U, // PseudoTHVdotVMAQA_VV_M2 |
| 11U, // PseudoTHVdotVMAQA_VV_M2_MASK |
| 11U, // PseudoTHVdotVMAQA_VV_M4 |
| 11U, // PseudoTHVdotVMAQA_VV_M4_MASK |
| 11U, // PseudoTHVdotVMAQA_VV_M8 |
| 11U, // PseudoTHVdotVMAQA_VV_M8_MASK |
| 11U, // PseudoTHVdotVMAQA_VV_MF2 |
| 11U, // PseudoTHVdotVMAQA_VV_MF2_MASK |
| 11U, // PseudoTHVdotVMAQA_VX_M1 |
| 11U, // PseudoTHVdotVMAQA_VX_M1_MASK |
| 11U, // PseudoTHVdotVMAQA_VX_M2 |
| 11U, // PseudoTHVdotVMAQA_VX_M2_MASK |
| 11U, // PseudoTHVdotVMAQA_VX_M4 |
| 11U, // PseudoTHVdotVMAQA_VX_M4_MASK |
| 11U, // PseudoTHVdotVMAQA_VX_M8 |
| 11U, // PseudoTHVdotVMAQA_VX_M8_MASK |
| 11U, // PseudoTHVdotVMAQA_VX_MF2 |
| 11U, // PseudoTHVdotVMAQA_VX_MF2_MASK |
| 11U, // PseudoVAADDU_VV_M1 |
| 11U, // PseudoVAADDU_VV_M1_MASK |
| 11U, // PseudoVAADDU_VV_M1_TU |
| 11U, // PseudoVAADDU_VV_M2 |
| 11U, // PseudoVAADDU_VV_M2_MASK |
| 11U, // PseudoVAADDU_VV_M2_TU |
| 11U, // PseudoVAADDU_VV_M4 |
| 11U, // PseudoVAADDU_VV_M4_MASK |
| 11U, // PseudoVAADDU_VV_M4_TU |
| 11U, // PseudoVAADDU_VV_M8 |
| 11U, // PseudoVAADDU_VV_M8_MASK |
| 11U, // PseudoVAADDU_VV_M8_TU |
| 11U, // PseudoVAADDU_VV_MF2 |
| 11U, // PseudoVAADDU_VV_MF2_MASK |
| 11U, // PseudoVAADDU_VV_MF2_TU |
| 11U, // PseudoVAADDU_VV_MF4 |
| 11U, // PseudoVAADDU_VV_MF4_MASK |
| 11U, // PseudoVAADDU_VV_MF4_TU |
| 11U, // PseudoVAADDU_VV_MF8 |
| 11U, // PseudoVAADDU_VV_MF8_MASK |
| 11U, // PseudoVAADDU_VV_MF8_TU |
| 11U, // PseudoVAADDU_VX_M1 |
| 11U, // PseudoVAADDU_VX_M1_MASK |
| 11U, // PseudoVAADDU_VX_M1_TU |
| 11U, // PseudoVAADDU_VX_M2 |
| 11U, // PseudoVAADDU_VX_M2_MASK |
| 11U, // PseudoVAADDU_VX_M2_TU |
| 11U, // PseudoVAADDU_VX_M4 |
| 11U, // PseudoVAADDU_VX_M4_MASK |
| 11U, // PseudoVAADDU_VX_M4_TU |
| 11U, // PseudoVAADDU_VX_M8 |
| 11U, // PseudoVAADDU_VX_M8_MASK |
| 11U, // PseudoVAADDU_VX_M8_TU |
| 11U, // PseudoVAADDU_VX_MF2 |
| 11U, // PseudoVAADDU_VX_MF2_MASK |
| 11U, // PseudoVAADDU_VX_MF2_TU |
| 11U, // PseudoVAADDU_VX_MF4 |
| 11U, // PseudoVAADDU_VX_MF4_MASK |
| 11U, // PseudoVAADDU_VX_MF4_TU |
| 11U, // PseudoVAADDU_VX_MF8 |
| 11U, // PseudoVAADDU_VX_MF8_MASK |
| 11U, // PseudoVAADDU_VX_MF8_TU |
| 11U, // PseudoVAADD_VV_M1 |
| 11U, // PseudoVAADD_VV_M1_MASK |
| 11U, // PseudoVAADD_VV_M1_TU |
| 11U, // PseudoVAADD_VV_M2 |
| 11U, // PseudoVAADD_VV_M2_MASK |
| 11U, // PseudoVAADD_VV_M2_TU |
| 11U, // PseudoVAADD_VV_M4 |
| 11U, // PseudoVAADD_VV_M4_MASK |
| 11U, // PseudoVAADD_VV_M4_TU |
| 11U, // PseudoVAADD_VV_M8 |
| 11U, // PseudoVAADD_VV_M8_MASK |
| 11U, // PseudoVAADD_VV_M8_TU |
| 11U, // PseudoVAADD_VV_MF2 |
| 11U, // PseudoVAADD_VV_MF2_MASK |
| 11U, // PseudoVAADD_VV_MF2_TU |
| 11U, // PseudoVAADD_VV_MF4 |
| 11U, // PseudoVAADD_VV_MF4_MASK |
| 11U, // PseudoVAADD_VV_MF4_TU |
| 11U, // PseudoVAADD_VV_MF8 |
| 11U, // PseudoVAADD_VV_MF8_MASK |
| 11U, // PseudoVAADD_VV_MF8_TU |
| 11U, // PseudoVAADD_VX_M1 |
| 11U, // PseudoVAADD_VX_M1_MASK |
| 11U, // PseudoVAADD_VX_M1_TU |
| 11U, // PseudoVAADD_VX_M2 |
| 11U, // PseudoVAADD_VX_M2_MASK |
| 11U, // PseudoVAADD_VX_M2_TU |
| 11U, // PseudoVAADD_VX_M4 |
| 11U, // PseudoVAADD_VX_M4_MASK |
| 11U, // PseudoVAADD_VX_M4_TU |
| 11U, // PseudoVAADD_VX_M8 |
| 11U, // PseudoVAADD_VX_M8_MASK |
| 11U, // PseudoVAADD_VX_M8_TU |
| 11U, // PseudoVAADD_VX_MF2 |
| 11U, // PseudoVAADD_VX_MF2_MASK |
| 11U, // PseudoVAADD_VX_MF2_TU |
| 11U, // PseudoVAADD_VX_MF4 |
| 11U, // PseudoVAADD_VX_MF4_MASK |
| 11U, // PseudoVAADD_VX_MF4_TU |
| 11U, // PseudoVAADD_VX_MF8 |
| 11U, // PseudoVAADD_VX_MF8_MASK |
| 11U, // PseudoVAADD_VX_MF8_TU |
| 11U, // PseudoVADC_VIM_M1 |
| 11U, // PseudoVADC_VIM_M1_TU |
| 11U, // PseudoVADC_VIM_M2 |
| 11U, // PseudoVADC_VIM_M2_TU |
| 11U, // PseudoVADC_VIM_M4 |
| 11U, // PseudoVADC_VIM_M4_TU |
| 11U, // PseudoVADC_VIM_M8 |
| 11U, // PseudoVADC_VIM_M8_TU |
| 11U, // PseudoVADC_VIM_MF2 |
| 11U, // PseudoVADC_VIM_MF2_TU |
| 11U, // PseudoVADC_VIM_MF4 |
| 11U, // PseudoVADC_VIM_MF4_TU |
| 11U, // PseudoVADC_VIM_MF8 |
| 11U, // PseudoVADC_VIM_MF8_TU |
| 11U, // PseudoVADC_VVM_M1 |
| 11U, // PseudoVADC_VVM_M1_TU |
| 11U, // PseudoVADC_VVM_M2 |
| 11U, // PseudoVADC_VVM_M2_TU |
| 11U, // PseudoVADC_VVM_M4 |
| 11U, // PseudoVADC_VVM_M4_TU |
| 11U, // PseudoVADC_VVM_M8 |
| 11U, // PseudoVADC_VVM_M8_TU |
| 11U, // PseudoVADC_VVM_MF2 |
| 11U, // PseudoVADC_VVM_MF2_TU |
| 11U, // PseudoVADC_VVM_MF4 |
| 11U, // PseudoVADC_VVM_MF4_TU |
| 11U, // PseudoVADC_VVM_MF8 |
| 11U, // PseudoVADC_VVM_MF8_TU |
| 11U, // PseudoVADC_VXM_M1 |
| 11U, // PseudoVADC_VXM_M1_TU |
| 11U, // PseudoVADC_VXM_M2 |
| 11U, // PseudoVADC_VXM_M2_TU |
| 11U, // PseudoVADC_VXM_M4 |
| 11U, // PseudoVADC_VXM_M4_TU |
| 11U, // PseudoVADC_VXM_M8 |
| 11U, // PseudoVADC_VXM_M8_TU |
| 11U, // PseudoVADC_VXM_MF2 |
| 11U, // PseudoVADC_VXM_MF2_TU |
| 11U, // PseudoVADC_VXM_MF4 |
| 11U, // PseudoVADC_VXM_MF4_TU |
| 11U, // PseudoVADC_VXM_MF8 |
| 11U, // PseudoVADC_VXM_MF8_TU |
| 11U, // PseudoVADD_VI_M1 |
| 11U, // PseudoVADD_VI_M1_MASK |
| 11U, // PseudoVADD_VI_M1_TU |
| 11U, // PseudoVADD_VI_M2 |
| 11U, // PseudoVADD_VI_M2_MASK |
| 11U, // PseudoVADD_VI_M2_TU |
| 11U, // PseudoVADD_VI_M4 |
| 11U, // PseudoVADD_VI_M4_MASK |
| 11U, // PseudoVADD_VI_M4_TU |
| 11U, // PseudoVADD_VI_M8 |
| 11U, // PseudoVADD_VI_M8_MASK |
| 11U, // PseudoVADD_VI_M8_TU |
| 11U, // PseudoVADD_VI_MF2 |
| 11U, // PseudoVADD_VI_MF2_MASK |
| 11U, // PseudoVADD_VI_MF2_TU |
| 11U, // PseudoVADD_VI_MF4 |
| 11U, // PseudoVADD_VI_MF4_MASK |
| 11U, // PseudoVADD_VI_MF4_TU |
| 11U, // PseudoVADD_VI_MF8 |
| 11U, // PseudoVADD_VI_MF8_MASK |
| 11U, // PseudoVADD_VI_MF8_TU |
| 11U, // PseudoVADD_VV_M1 |
| 11U, // PseudoVADD_VV_M1_MASK |
| 11U, // PseudoVADD_VV_M1_TU |
| 11U, // PseudoVADD_VV_M2 |
| 11U, // PseudoVADD_VV_M2_MASK |
| 11U, // PseudoVADD_VV_M2_TU |
| 11U, // PseudoVADD_VV_M4 |
| 11U, // PseudoVADD_VV_M4_MASK |
| 11U, // PseudoVADD_VV_M4_TU |
| 11U, // PseudoVADD_VV_M8 |
| 11U, // PseudoVADD_VV_M8_MASK |
| 11U, // PseudoVADD_VV_M8_TU |
| 11U, // PseudoVADD_VV_MF2 |
| 11U, // PseudoVADD_VV_MF2_MASK |
| 11U, // PseudoVADD_VV_MF2_TU |
| 11U, // PseudoVADD_VV_MF4 |
| 11U, // PseudoVADD_VV_MF4_MASK |
| 11U, // PseudoVADD_VV_MF4_TU |
| 11U, // PseudoVADD_VV_MF8 |
| 11U, // PseudoVADD_VV_MF8_MASK |
| 11U, // PseudoVADD_VV_MF8_TU |
| 11U, // PseudoVADD_VX_M1 |
| 11U, // PseudoVADD_VX_M1_MASK |
| 11U, // PseudoVADD_VX_M1_TU |
| 11U, // PseudoVADD_VX_M2 |
| 11U, // PseudoVADD_VX_M2_MASK |
| 11U, // PseudoVADD_VX_M2_TU |
| 11U, // PseudoVADD_VX_M4 |
| 11U, // PseudoVADD_VX_M4_MASK |
| 11U, // PseudoVADD_VX_M4_TU |
| 11U, // PseudoVADD_VX_M8 |
| 11U, // PseudoVADD_VX_M8_MASK |
| 11U, // PseudoVADD_VX_M8_TU |
| 11U, // PseudoVADD_VX_MF2 |
| 11U, // PseudoVADD_VX_MF2_MASK |
| 11U, // PseudoVADD_VX_MF2_TU |
| 11U, // PseudoVADD_VX_MF4 |
| 11U, // PseudoVADD_VX_MF4_MASK |
| 11U, // PseudoVADD_VX_MF4_TU |
| 11U, // PseudoVADD_VX_MF8 |
| 11U, // PseudoVADD_VX_MF8_MASK |
| 11U, // PseudoVADD_VX_MF8_TU |
| 11U, // PseudoVAND_VI_M1 |
| 11U, // PseudoVAND_VI_M1_MASK |
| 11U, // PseudoVAND_VI_M1_TU |
| 11U, // PseudoVAND_VI_M2 |
| 11U, // PseudoVAND_VI_M2_MASK |
| 11U, // PseudoVAND_VI_M2_TU |
| 11U, // PseudoVAND_VI_M4 |
| 11U, // PseudoVAND_VI_M4_MASK |
| 11U, // PseudoVAND_VI_M4_TU |
| 11U, // PseudoVAND_VI_M8 |
| 11U, // PseudoVAND_VI_M8_MASK |
| 11U, // PseudoVAND_VI_M8_TU |
| 11U, // PseudoVAND_VI_MF2 |
| 11U, // PseudoVAND_VI_MF2_MASK |
| 11U, // PseudoVAND_VI_MF2_TU |
| 11U, // PseudoVAND_VI_MF4 |
| 11U, // PseudoVAND_VI_MF4_MASK |
| 11U, // PseudoVAND_VI_MF4_TU |
| 11U, // PseudoVAND_VI_MF8 |
| 11U, // PseudoVAND_VI_MF8_MASK |
| 11U, // PseudoVAND_VI_MF8_TU |
| 11U, // PseudoVAND_VV_M1 |
| 11U, // PseudoVAND_VV_M1_MASK |
| 11U, // PseudoVAND_VV_M1_TU |
| 11U, // PseudoVAND_VV_M2 |
| 11U, // PseudoVAND_VV_M2_MASK |
| 11U, // PseudoVAND_VV_M2_TU |
| 11U, // PseudoVAND_VV_M4 |
| 11U, // PseudoVAND_VV_M4_MASK |
| 11U, // PseudoVAND_VV_M4_TU |
| 11U, // PseudoVAND_VV_M8 |
| 11U, // PseudoVAND_VV_M8_MASK |
| 11U, // PseudoVAND_VV_M8_TU |
| 11U, // PseudoVAND_VV_MF2 |
| 11U, // PseudoVAND_VV_MF2_MASK |
| 11U, // PseudoVAND_VV_MF2_TU |
| 11U, // PseudoVAND_VV_MF4 |
| 11U, // PseudoVAND_VV_MF4_MASK |
| 11U, // PseudoVAND_VV_MF4_TU |
| 11U, // PseudoVAND_VV_MF8 |
| 11U, // PseudoVAND_VV_MF8_MASK |
| 11U, // PseudoVAND_VV_MF8_TU |
| 11U, // PseudoVAND_VX_M1 |
| 11U, // PseudoVAND_VX_M1_MASK |
| 11U, // PseudoVAND_VX_M1_TU |
| 11U, // PseudoVAND_VX_M2 |
| 11U, // PseudoVAND_VX_M2_MASK |
| 11U, // PseudoVAND_VX_M2_TU |
| 11U, // PseudoVAND_VX_M4 |
| 11U, // PseudoVAND_VX_M4_MASK |
| 11U, // PseudoVAND_VX_M4_TU |
| 11U, // PseudoVAND_VX_M8 |
| 11U, // PseudoVAND_VX_M8_MASK |
| 11U, // PseudoVAND_VX_M8_TU |
| 11U, // PseudoVAND_VX_MF2 |
| 11U, // PseudoVAND_VX_MF2_MASK |
| 11U, // PseudoVAND_VX_MF2_TU |
| 11U, // PseudoVAND_VX_MF4 |
| 11U, // PseudoVAND_VX_MF4_MASK |
| 11U, // PseudoVAND_VX_MF4_TU |
| 11U, // PseudoVAND_VX_MF8 |
| 11U, // PseudoVAND_VX_MF8_MASK |
| 11U, // PseudoVAND_VX_MF8_TU |
| 11U, // PseudoVASUBU_VV_M1 |
| 11U, // PseudoVASUBU_VV_M1_MASK |
| 11U, // PseudoVASUBU_VV_M1_TU |
| 11U, // PseudoVASUBU_VV_M2 |
| 11U, // PseudoVASUBU_VV_M2_MASK |
| 11U, // PseudoVASUBU_VV_M2_TU |
| 11U, // PseudoVASUBU_VV_M4 |
| 11U, // PseudoVASUBU_VV_M4_MASK |
| 11U, // PseudoVASUBU_VV_M4_TU |
| 11U, // PseudoVASUBU_VV_M8 |
| 11U, // PseudoVASUBU_VV_M8_MASK |
| 11U, // PseudoVASUBU_VV_M8_TU |
| 11U, // PseudoVASUBU_VV_MF2 |
| 11U, // PseudoVASUBU_VV_MF2_MASK |
| 11U, // PseudoVASUBU_VV_MF2_TU |
| 11U, // PseudoVASUBU_VV_MF4 |
| 11U, // PseudoVASUBU_VV_MF4_MASK |
| 11U, // PseudoVASUBU_VV_MF4_TU |
| 11U, // PseudoVASUBU_VV_MF8 |
| 11U, // PseudoVASUBU_VV_MF8_MASK |
| 11U, // PseudoVASUBU_VV_MF8_TU |
| 11U, // PseudoVASUBU_VX_M1 |
| 11U, // PseudoVASUBU_VX_M1_MASK |
| 11U, // PseudoVASUBU_VX_M1_TU |
| 11U, // PseudoVASUBU_VX_M2 |
| 11U, // PseudoVASUBU_VX_M2_MASK |
| 11U, // PseudoVASUBU_VX_M2_TU |
| 11U, // PseudoVASUBU_VX_M4 |
| 11U, // PseudoVASUBU_VX_M4_MASK |
| 11U, // PseudoVASUBU_VX_M4_TU |
| 11U, // PseudoVASUBU_VX_M8 |
| 11U, // PseudoVASUBU_VX_M8_MASK |
| 11U, // PseudoVASUBU_VX_M8_TU |
| 11U, // PseudoVASUBU_VX_MF2 |
| 11U, // PseudoVASUBU_VX_MF2_MASK |
| 11U, // PseudoVASUBU_VX_MF2_TU |
| 11U, // PseudoVASUBU_VX_MF4 |
| 11U, // PseudoVASUBU_VX_MF4_MASK |
| 11U, // PseudoVASUBU_VX_MF4_TU |
| 11U, // PseudoVASUBU_VX_MF8 |
| 11U, // PseudoVASUBU_VX_MF8_MASK |
| 11U, // PseudoVASUBU_VX_MF8_TU |
| 11U, // PseudoVASUB_VV_M1 |
| 11U, // PseudoVASUB_VV_M1_MASK |
| 11U, // PseudoVASUB_VV_M1_TU |
| 11U, // PseudoVASUB_VV_M2 |
| 11U, // PseudoVASUB_VV_M2_MASK |
| 11U, // PseudoVASUB_VV_M2_TU |
| 11U, // PseudoVASUB_VV_M4 |
| 11U, // PseudoVASUB_VV_M4_MASK |
| 11U, // PseudoVASUB_VV_M4_TU |
| 11U, // PseudoVASUB_VV_M8 |
| 11U, // PseudoVASUB_VV_M8_MASK |
| 11U, // PseudoVASUB_VV_M8_TU |
| 11U, // PseudoVASUB_VV_MF2 |
| 11U, // PseudoVASUB_VV_MF2_MASK |
| 11U, // PseudoVASUB_VV_MF2_TU |
| 11U, // PseudoVASUB_VV_MF4 |
| 11U, // PseudoVASUB_VV_MF4_MASK |
| 11U, // PseudoVASUB_VV_MF4_TU |
| 11U, // PseudoVASUB_VV_MF8 |
| 11U, // PseudoVASUB_VV_MF8_MASK |
| 11U, // PseudoVASUB_VV_MF8_TU |
| 11U, // PseudoVASUB_VX_M1 |
| 11U, // PseudoVASUB_VX_M1_MASK |
| 11U, // PseudoVASUB_VX_M1_TU |
| 11U, // PseudoVASUB_VX_M2 |
| 11U, // PseudoVASUB_VX_M2_MASK |
| 11U, // PseudoVASUB_VX_M2_TU |
| 11U, // PseudoVASUB_VX_M4 |
| 11U, // PseudoVASUB_VX_M4_MASK |
| 11U, // PseudoVASUB_VX_M4_TU |
| 11U, // PseudoVASUB_VX_M8 |
| 11U, // PseudoVASUB_VX_M8_MASK |
| 11U, // PseudoVASUB_VX_M8_TU |
| 11U, // PseudoVASUB_VX_MF2 |
| 11U, // PseudoVASUB_VX_MF2_MASK |
| 11U, // PseudoVASUB_VX_MF2_TU |
| 11U, // PseudoVASUB_VX_MF4 |
| 11U, // PseudoVASUB_VX_MF4_MASK |
| 11U, // PseudoVASUB_VX_MF4_TU |
| 11U, // PseudoVASUB_VX_MF8 |
| 11U, // PseudoVASUB_VX_MF8_MASK |
| 11U, // PseudoVASUB_VX_MF8_TU |
| 11U, // PseudoVCOMPRESS_VM_M1 |
| 11U, // PseudoVCOMPRESS_VM_M2 |
| 11U, // PseudoVCOMPRESS_VM_M4 |
| 11U, // PseudoVCOMPRESS_VM_M8 |
| 11U, // PseudoVCOMPRESS_VM_MF2 |
| 11U, // PseudoVCOMPRESS_VM_MF4 |
| 11U, // PseudoVCOMPRESS_VM_MF8 |
| 11U, // PseudoVCPOP_M_B1 |
| 11U, // PseudoVCPOP_M_B16 |
| 11U, // PseudoVCPOP_M_B16_MASK |
| 11U, // PseudoVCPOP_M_B1_MASK |
| 11U, // PseudoVCPOP_M_B2 |
| 11U, // PseudoVCPOP_M_B2_MASK |
| 11U, // PseudoVCPOP_M_B32 |
| 11U, // PseudoVCPOP_M_B32_MASK |
| 11U, // PseudoVCPOP_M_B4 |
| 11U, // PseudoVCPOP_M_B4_MASK |
| 11U, // PseudoVCPOP_M_B64 |
| 11U, // PseudoVCPOP_M_B64_MASK |
| 11U, // PseudoVCPOP_M_B8 |
| 11U, // PseudoVCPOP_M_B8_MASK |
| 11U, // PseudoVDIVU_VV_M1 |
| 11U, // PseudoVDIVU_VV_M1_MASK |
| 11U, // PseudoVDIVU_VV_M1_TU |
| 11U, // PseudoVDIVU_VV_M2 |
| 11U, // PseudoVDIVU_VV_M2_MASK |
| 11U, // PseudoVDIVU_VV_M2_TU |
| 11U, // PseudoVDIVU_VV_M4 |
| 11U, // PseudoVDIVU_VV_M4_MASK |
| 11U, // PseudoVDIVU_VV_M4_TU |
| 11U, // PseudoVDIVU_VV_M8 |
| 11U, // PseudoVDIVU_VV_M8_MASK |
| 11U, // PseudoVDIVU_VV_M8_TU |
| 11U, // PseudoVDIVU_VV_MF2 |
| 11U, // PseudoVDIVU_VV_MF2_MASK |
| 11U, // PseudoVDIVU_VV_MF2_TU |
| 11U, // PseudoVDIVU_VV_MF4 |
| 11U, // PseudoVDIVU_VV_MF4_MASK |
| 11U, // PseudoVDIVU_VV_MF4_TU |
| 11U, // PseudoVDIVU_VV_MF8 |
| 11U, // PseudoVDIVU_VV_MF8_MASK |
| 11U, // PseudoVDIVU_VV_MF8_TU |
| 11U, // PseudoVDIVU_VX_M1 |
| 11U, // PseudoVDIVU_VX_M1_MASK |
| 11U, // PseudoVDIVU_VX_M1_TU |
| 11U, // PseudoVDIVU_VX_M2 |
| 11U, // PseudoVDIVU_VX_M2_MASK |
| 11U, // PseudoVDIVU_VX_M2_TU |
| 11U, // PseudoVDIVU_VX_M4 |
| 11U, // PseudoVDIVU_VX_M4_MASK |
| 11U, // PseudoVDIVU_VX_M4_TU |
| 11U, // PseudoVDIVU_VX_M8 |
| 11U, // PseudoVDIVU_VX_M8_MASK |
| 11U, // PseudoVDIVU_VX_M8_TU |
| 11U, // PseudoVDIVU_VX_MF2 |
| 11U, // PseudoVDIVU_VX_MF2_MASK |
| 11U, // PseudoVDIVU_VX_MF2_TU |
| 11U, // PseudoVDIVU_VX_MF4 |
| 11U, // PseudoVDIVU_VX_MF4_MASK |
| 11U, // PseudoVDIVU_VX_MF4_TU |
| 11U, // PseudoVDIVU_VX_MF8 |
| 11U, // PseudoVDIVU_VX_MF8_MASK |
| 11U, // PseudoVDIVU_VX_MF8_TU |
| 11U, // PseudoVDIV_VV_M1 |
| 11U, // PseudoVDIV_VV_M1_MASK |
| 11U, // PseudoVDIV_VV_M1_TU |
| 11U, // PseudoVDIV_VV_M2 |
| 11U, // PseudoVDIV_VV_M2_MASK |
| 11U, // PseudoVDIV_VV_M2_TU |
| 11U, // PseudoVDIV_VV_M4 |
| 11U, // PseudoVDIV_VV_M4_MASK |
| 11U, // PseudoVDIV_VV_M4_TU |
| 11U, // PseudoVDIV_VV_M8 |
| 11U, // PseudoVDIV_VV_M8_MASK |
| 11U, // PseudoVDIV_VV_M8_TU |
| 11U, // PseudoVDIV_VV_MF2 |
| 11U, // PseudoVDIV_VV_MF2_MASK |
| 11U, // PseudoVDIV_VV_MF2_TU |
| 11U, // PseudoVDIV_VV_MF4 |
| 11U, // PseudoVDIV_VV_MF4_MASK |
| 11U, // PseudoVDIV_VV_MF4_TU |
| 11U, // PseudoVDIV_VV_MF8 |
| 11U, // PseudoVDIV_VV_MF8_MASK |
| 11U, // PseudoVDIV_VV_MF8_TU |
| 11U, // PseudoVDIV_VX_M1 |
| 11U, // PseudoVDIV_VX_M1_MASK |
| 11U, // PseudoVDIV_VX_M1_TU |
| 11U, // PseudoVDIV_VX_M2 |
| 11U, // PseudoVDIV_VX_M2_MASK |
| 11U, // PseudoVDIV_VX_M2_TU |
| 11U, // PseudoVDIV_VX_M4 |
| 11U, // PseudoVDIV_VX_M4_MASK |
| 11U, // PseudoVDIV_VX_M4_TU |
| 11U, // PseudoVDIV_VX_M8 |
| 11U, // PseudoVDIV_VX_M8_MASK |
| 11U, // PseudoVDIV_VX_M8_TU |
| 11U, // PseudoVDIV_VX_MF2 |
| 11U, // PseudoVDIV_VX_MF2_MASK |
| 11U, // PseudoVDIV_VX_MF2_TU |
| 11U, // PseudoVDIV_VX_MF4 |
| 11U, // PseudoVDIV_VX_MF4_MASK |
| 11U, // PseudoVDIV_VX_MF4_TU |
| 11U, // PseudoVDIV_VX_MF8 |
| 11U, // PseudoVDIV_VX_MF8_MASK |
| 11U, // PseudoVDIV_VX_MF8_TU |
| 11U, // PseudoVFADD_VF16_M1 |
| 11U, // PseudoVFADD_VF16_M1_MASK |
| 11U, // PseudoVFADD_VF16_M1_TU |
| 11U, // PseudoVFADD_VF16_M2 |
| 11U, // PseudoVFADD_VF16_M2_MASK |
| 11U, // PseudoVFADD_VF16_M2_TU |
| 11U, // PseudoVFADD_VF16_M4 |
| 11U, // PseudoVFADD_VF16_M4_MASK |
| 11U, // PseudoVFADD_VF16_M4_TU |
| 11U, // PseudoVFADD_VF16_M8 |
| 11U, // PseudoVFADD_VF16_M8_MASK |
| 11U, // PseudoVFADD_VF16_M8_TU |
| 11U, // PseudoVFADD_VF16_MF2 |
| 11U, // PseudoVFADD_VF16_MF2_MASK |
| 11U, // PseudoVFADD_VF16_MF2_TU |
| 11U, // PseudoVFADD_VF16_MF4 |
| 11U, // PseudoVFADD_VF16_MF4_MASK |
| 11U, // PseudoVFADD_VF16_MF4_TU |
| 11U, // PseudoVFADD_VF32_M1 |
| 11U, // PseudoVFADD_VF32_M1_MASK |
| 11U, // PseudoVFADD_VF32_M1_TU |
| 11U, // PseudoVFADD_VF32_M2 |
| 11U, // PseudoVFADD_VF32_M2_MASK |
| 11U, // PseudoVFADD_VF32_M2_TU |
| 11U, // PseudoVFADD_VF32_M4 |
| 11U, // PseudoVFADD_VF32_M4_MASK |
| 11U, // PseudoVFADD_VF32_M4_TU |
| 11U, // PseudoVFADD_VF32_M8 |
| 11U, // PseudoVFADD_VF32_M8_MASK |
| 11U, // PseudoVFADD_VF32_M8_TU |
| 11U, // PseudoVFADD_VF32_MF2 |
| 11U, // PseudoVFADD_VF32_MF2_MASK |
| 11U, // PseudoVFADD_VF32_MF2_TU |
| 11U, // PseudoVFADD_VF64_M1 |
| 11U, // PseudoVFADD_VF64_M1_MASK |
| 11U, // PseudoVFADD_VF64_M1_TU |
| 11U, // PseudoVFADD_VF64_M2 |
| 11U, // PseudoVFADD_VF64_M2_MASK |
| 11U, // PseudoVFADD_VF64_M2_TU |
| 11U, // PseudoVFADD_VF64_M4 |
| 11U, // PseudoVFADD_VF64_M4_MASK |
| 11U, // PseudoVFADD_VF64_M4_TU |
| 11U, // PseudoVFADD_VF64_M8 |
| 11U, // PseudoVFADD_VF64_M8_MASK |
| 11U, // PseudoVFADD_VF64_M8_TU |
| 11U, // PseudoVFADD_VV_M1 |
| 11U, // PseudoVFADD_VV_M1_MASK |
| 11U, // PseudoVFADD_VV_M1_TU |
| 11U, // PseudoVFADD_VV_M2 |
| 11U, // PseudoVFADD_VV_M2_MASK |
| 11U, // PseudoVFADD_VV_M2_TU |
| 11U, // PseudoVFADD_VV_M4 |
| 11U, // PseudoVFADD_VV_M4_MASK |
| 11U, // PseudoVFADD_VV_M4_TU |
| 11U, // PseudoVFADD_VV_M8 |
| 11U, // PseudoVFADD_VV_M8_MASK |
| 11U, // PseudoVFADD_VV_M8_TU |
| 11U, // PseudoVFADD_VV_MF2 |
| 11U, // PseudoVFADD_VV_MF2_MASK |
| 11U, // PseudoVFADD_VV_MF2_TU |
| 11U, // PseudoVFADD_VV_MF4 |
| 11U, // PseudoVFADD_VV_MF4_MASK |
| 11U, // PseudoVFADD_VV_MF4_TU |
| 11U, // PseudoVFCLASS_V_M1 |
| 11U, // PseudoVFCLASS_V_M1_MASK |
| 11U, // PseudoVFCLASS_V_M1_TU |
| 11U, // PseudoVFCLASS_V_M2 |
| 11U, // PseudoVFCLASS_V_M2_MASK |
| 11U, // PseudoVFCLASS_V_M2_TU |
| 11U, // PseudoVFCLASS_V_M4 |
| 11U, // PseudoVFCLASS_V_M4_MASK |
| 11U, // PseudoVFCLASS_V_M4_TU |
| 11U, // PseudoVFCLASS_V_M8 |
| 11U, // PseudoVFCLASS_V_M8_MASK |
| 11U, // PseudoVFCLASS_V_M8_TU |
| 11U, // PseudoVFCLASS_V_MF2 |
| 11U, // PseudoVFCLASS_V_MF2_MASK |
| 11U, // PseudoVFCLASS_V_MF2_TU |
| 11U, // PseudoVFCLASS_V_MF4 |
| 11U, // PseudoVFCLASS_V_MF4_MASK |
| 11U, // PseudoVFCLASS_V_MF4_TU |
| 11U, // PseudoVFCVT_F_XU_V_M1 |
| 11U, // PseudoVFCVT_F_XU_V_M1_MASK |
| 11U, // PseudoVFCVT_F_XU_V_M1_TU |
| 11U, // PseudoVFCVT_F_XU_V_M2 |
| 11U, // PseudoVFCVT_F_XU_V_M2_MASK |
| 11U, // PseudoVFCVT_F_XU_V_M2_TU |
| 11U, // PseudoVFCVT_F_XU_V_M4 |
| 11U, // PseudoVFCVT_F_XU_V_M4_MASK |
| 11U, // PseudoVFCVT_F_XU_V_M4_TU |
| 11U, // PseudoVFCVT_F_XU_V_M8 |
| 11U, // PseudoVFCVT_F_XU_V_M8_MASK |
| 11U, // PseudoVFCVT_F_XU_V_M8_TU |
| 11U, // PseudoVFCVT_F_XU_V_MF2 |
| 11U, // PseudoVFCVT_F_XU_V_MF2_MASK |
| 11U, // PseudoVFCVT_F_XU_V_MF2_TU |
| 11U, // PseudoVFCVT_F_XU_V_MF4 |
| 11U, // PseudoVFCVT_F_XU_V_MF4_MASK |
| 11U, // PseudoVFCVT_F_XU_V_MF4_TU |
| 11U, // PseudoVFCVT_F_X_V_M1 |
| 11U, // PseudoVFCVT_F_X_V_M1_MASK |
| 11U, // PseudoVFCVT_F_X_V_M1_TU |
| 11U, // PseudoVFCVT_F_X_V_M2 |
| 11U, // PseudoVFCVT_F_X_V_M2_MASK |
| 11U, // PseudoVFCVT_F_X_V_M2_TU |
| 11U, // PseudoVFCVT_F_X_V_M4 |
| 11U, // PseudoVFCVT_F_X_V_M4_MASK |
| 11U, // PseudoVFCVT_F_X_V_M4_TU |
| 11U, // PseudoVFCVT_F_X_V_M8 |
| 11U, // PseudoVFCVT_F_X_V_M8_MASK |
| 11U, // PseudoVFCVT_F_X_V_M8_TU |
| 11U, // PseudoVFCVT_F_X_V_MF2 |
| 11U, // PseudoVFCVT_F_X_V_MF2_MASK |
| 11U, // PseudoVFCVT_F_X_V_MF2_TU |
| 11U, // PseudoVFCVT_F_X_V_MF4 |
| 11U, // PseudoVFCVT_F_X_V_MF4_MASK |
| 11U, // PseudoVFCVT_F_X_V_MF4_TU |
| 11U, // PseudoVFCVT_RM_F_XU_V_M1_MASK |
| 11U, // PseudoVFCVT_RM_F_XU_V_M2_MASK |
| 11U, // PseudoVFCVT_RM_F_XU_V_M4_MASK |
| 11U, // PseudoVFCVT_RM_F_XU_V_M8_MASK |
| 11U, // PseudoVFCVT_RM_F_XU_V_MF2_MASK |
| 11U, // PseudoVFCVT_RM_F_XU_V_MF4_MASK |
| 11U, // PseudoVFCVT_RM_F_X_V_M1_MASK |
| 11U, // PseudoVFCVT_RM_F_X_V_M2_MASK |
| 11U, // PseudoVFCVT_RM_F_X_V_M4_MASK |
| 11U, // PseudoVFCVT_RM_F_X_V_M8_MASK |
| 11U, // PseudoVFCVT_RM_F_X_V_MF2_MASK |
| 11U, // PseudoVFCVT_RM_F_X_V_MF4_MASK |
| 11U, // PseudoVFCVT_RM_XU_F_V_M1_MASK |
| 11U, // PseudoVFCVT_RM_XU_F_V_M2_MASK |
| 11U, // PseudoVFCVT_RM_XU_F_V_M4_MASK |
| 11U, // PseudoVFCVT_RM_XU_F_V_M8_MASK |
| 11U, // PseudoVFCVT_RM_XU_F_V_MF2_MASK |
| 11U, // PseudoVFCVT_RM_XU_F_V_MF4_MASK |
| 11U, // PseudoVFCVT_RM_X_F_V_M1_MASK |
| 11U, // PseudoVFCVT_RM_X_F_V_M2_MASK |
| 11U, // PseudoVFCVT_RM_X_F_V_M4_MASK |
| 11U, // PseudoVFCVT_RM_X_F_V_M8_MASK |
| 11U, // PseudoVFCVT_RM_X_F_V_MF2_MASK |
| 11U, // PseudoVFCVT_RM_X_F_V_MF4_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M1 |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M1_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M1_TU |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M2 |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M2_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M2_TU |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M4 |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M4_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M4_TU |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M8 |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M8_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_M8_TU |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_MF2 |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_MF2_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_MF2_TU |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_MF4 |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_MF4_MASK |
| 11U, // PseudoVFCVT_RTZ_XU_F_V_MF4_TU |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M1 |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M1_MASK |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M1_TU |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M2 |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M2_MASK |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M2_TU |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M4 |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M4_MASK |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M4_TU |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M8 |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M8_MASK |
| 11U, // PseudoVFCVT_RTZ_X_F_V_M8_TU |
| 11U, // PseudoVFCVT_RTZ_X_F_V_MF2 |
| 11U, // PseudoVFCVT_RTZ_X_F_V_MF2_MASK |
| 11U, // PseudoVFCVT_RTZ_X_F_V_MF2_TU |
| 11U, // PseudoVFCVT_RTZ_X_F_V_MF4 |
| 11U, // PseudoVFCVT_RTZ_X_F_V_MF4_MASK |
| 11U, // PseudoVFCVT_RTZ_X_F_V_MF4_TU |
| 11U, // PseudoVFCVT_XU_F_V_M1 |
| 11U, // PseudoVFCVT_XU_F_V_M1_MASK |
| 11U, // PseudoVFCVT_XU_F_V_M1_TU |
| 11U, // PseudoVFCVT_XU_F_V_M2 |
| 11U, // PseudoVFCVT_XU_F_V_M2_MASK |
| 11U, // PseudoVFCVT_XU_F_V_M2_TU |
| 11U, // PseudoVFCVT_XU_F_V_M4 |
| 11U, // PseudoVFCVT_XU_F_V_M4_MASK |
| 11U, // PseudoVFCVT_XU_F_V_M4_TU |
| 11U, // PseudoVFCVT_XU_F_V_M8 |
| 11U, // PseudoVFCVT_XU_F_V_M8_MASK |
| 11U, // PseudoVFCVT_XU_F_V_M8_TU |
| 11U, // PseudoVFCVT_XU_F_V_MF2 |
| 11U, // PseudoVFCVT_XU_F_V_MF2_MASK |
| 11U, // PseudoVFCVT_XU_F_V_MF2_TU |
| 11U, // PseudoVFCVT_XU_F_V_MF4 |
| 11U, // PseudoVFCVT_XU_F_V_MF4_MASK |
| 11U, // PseudoVFCVT_XU_F_V_MF4_TU |
| 11U, // PseudoVFCVT_X_F_V_M1 |
| 11U, // PseudoVFCVT_X_F_V_M1_MASK |
| 11U, // PseudoVFCVT_X_F_V_M1_TU |
| 11U, // PseudoVFCVT_X_F_V_M2 |
| 11U, // PseudoVFCVT_X_F_V_M2_MASK |
| 11U, // PseudoVFCVT_X_F_V_M2_TU |
| 11U, // PseudoVFCVT_X_F_V_M4 |
| 11U, // PseudoVFCVT_X_F_V_M4_MASK |
| 11U, // PseudoVFCVT_X_F_V_M4_TU |
| 11U, // PseudoVFCVT_X_F_V_M8 |
| 11U, // PseudoVFCVT_X_F_V_M8_MASK |
| 11U, // PseudoVFCVT_X_F_V_M8_TU |
| 11U, // PseudoVFCVT_X_F_V_MF2 |
| 11U, // PseudoVFCVT_X_F_V_MF2_MASK |
| 11U, // PseudoVFCVT_X_F_V_MF2_TU |
| 11U, // PseudoVFCVT_X_F_V_MF4 |
| 11U, // PseudoVFCVT_X_F_V_MF4_MASK |
| 11U, // PseudoVFCVT_X_F_V_MF4_TU |
| 11U, // PseudoVFDIV_VF16_M1 |
| 11U, // PseudoVFDIV_VF16_M1_MASK |
| 11U, // PseudoVFDIV_VF16_M1_TU |
| 11U, // PseudoVFDIV_VF16_M2 |
| 11U, // PseudoVFDIV_VF16_M2_MASK |
| 11U, // PseudoVFDIV_VF16_M2_TU |
| 11U, // PseudoVFDIV_VF16_M4 |
| 11U, // PseudoVFDIV_VF16_M4_MASK |
| 11U, // PseudoVFDIV_VF16_M4_TU |
| 11U, // PseudoVFDIV_VF16_M8 |
| 11U, // PseudoVFDIV_VF16_M8_MASK |
| 11U, // PseudoVFDIV_VF16_M8_TU |
| 11U, // PseudoVFDIV_VF16_MF2 |
| 11U, // PseudoVFDIV_VF16_MF2_MASK |
| 11U, // PseudoVFDIV_VF16_MF2_TU |
| 11U, // PseudoVFDIV_VF16_MF4 |
| 11U, // PseudoVFDIV_VF16_MF4_MASK |
| 11U, // PseudoVFDIV_VF16_MF4_TU |
| 11U, // PseudoVFDIV_VF32_M1 |
| 11U, // PseudoVFDIV_VF32_M1_MASK |
| 11U, // PseudoVFDIV_VF32_M1_TU |
| 11U, // PseudoVFDIV_VF32_M2 |
| 11U, // PseudoVFDIV_VF32_M2_MASK |
| 11U, // PseudoVFDIV_VF32_M2_TU |
| 11U, // PseudoVFDIV_VF32_M4 |
| 11U, // PseudoVFDIV_VF32_M4_MASK |
| 11U, // PseudoVFDIV_VF32_M4_TU |
| 11U, // PseudoVFDIV_VF32_M8 |
| 11U, // PseudoVFDIV_VF32_M8_MASK |
| 11U, // PseudoVFDIV_VF32_M8_TU |
| 11U, // PseudoVFDIV_VF32_MF2 |
| 11U, // PseudoVFDIV_VF32_MF2_MASK |
| 11U, // PseudoVFDIV_VF32_MF2_TU |
| 11U, // PseudoVFDIV_VF64_M1 |
| 11U, // PseudoVFDIV_VF64_M1_MASK |
| 11U, // PseudoVFDIV_VF64_M1_TU |
| 11U, // PseudoVFDIV_VF64_M2 |
| 11U, // PseudoVFDIV_VF64_M2_MASK |
| 11U, // PseudoVFDIV_VF64_M2_TU |
| 11U, // PseudoVFDIV_VF64_M4 |
| 11U, // PseudoVFDIV_VF64_M4_MASK |
| 11U, // PseudoVFDIV_VF64_M4_TU |
| 11U, // PseudoVFDIV_VF64_M8 |
| 11U, // PseudoVFDIV_VF64_M8_MASK |
| 11U, // PseudoVFDIV_VF64_M8_TU |
| 11U, // PseudoVFDIV_VV_M1 |
| 11U, // PseudoVFDIV_VV_M1_MASK |
| 11U, // PseudoVFDIV_VV_M1_TU |
| 11U, // PseudoVFDIV_VV_M2 |
| 11U, // PseudoVFDIV_VV_M2_MASK |
| 11U, // PseudoVFDIV_VV_M2_TU |
| 11U, // PseudoVFDIV_VV_M4 |
| 11U, // PseudoVFDIV_VV_M4_MASK |
| 11U, // PseudoVFDIV_VV_M4_TU |
| 11U, // PseudoVFDIV_VV_M8 |
| 11U, // PseudoVFDIV_VV_M8_MASK |
| 11U, // PseudoVFDIV_VV_M8_TU |
| 11U, // PseudoVFDIV_VV_MF2 |
| 11U, // PseudoVFDIV_VV_MF2_MASK |
| 11U, // PseudoVFDIV_VV_MF2_TU |
| 11U, // PseudoVFDIV_VV_MF4 |
| 11U, // PseudoVFDIV_VV_MF4_MASK |
| 11U, // PseudoVFDIV_VV_MF4_TU |
| 11U, // PseudoVFIRST_M_B1 |
| 11U, // PseudoVFIRST_M_B16 |
| 11U, // PseudoVFIRST_M_B16_MASK |
| 11U, // PseudoVFIRST_M_B1_MASK |
| 11U, // PseudoVFIRST_M_B2 |
| 11U, // PseudoVFIRST_M_B2_MASK |
| 11U, // PseudoVFIRST_M_B32 |
| 11U, // PseudoVFIRST_M_B32_MASK |
| 11U, // PseudoVFIRST_M_B4 |
| 11U, // PseudoVFIRST_M_B4_MASK |
| 11U, // PseudoVFIRST_M_B64 |
| 11U, // PseudoVFIRST_M_B64_MASK |
| 11U, // PseudoVFIRST_M_B8 |
| 11U, // PseudoVFIRST_M_B8_MASK |
| 11U, // PseudoVFMACC_VF16_M1 |
| 11U, // PseudoVFMACC_VF16_M1_MASK |
| 11U, // PseudoVFMACC_VF16_M2 |
| 11U, // PseudoVFMACC_VF16_M2_MASK |
| 11U, // PseudoVFMACC_VF16_M4 |
| 11U, // PseudoVFMACC_VF16_M4_MASK |
| 11U, // PseudoVFMACC_VF16_M8 |
| 11U, // PseudoVFMACC_VF16_M8_MASK |
| 11U, // PseudoVFMACC_VF16_MF2 |
| 11U, // PseudoVFMACC_VF16_MF2_MASK |
| 11U, // PseudoVFMACC_VF16_MF4 |
| 11U, // PseudoVFMACC_VF16_MF4_MASK |
| 11U, // PseudoVFMACC_VF32_M1 |
| 11U, // PseudoVFMACC_VF32_M1_MASK |
| 11U, // PseudoVFMACC_VF32_M2 |
| 11U, // PseudoVFMACC_VF32_M2_MASK |
| 11U, // PseudoVFMACC_VF32_M4 |
| 11U, // PseudoVFMACC_VF32_M4_MASK |
| 11U, // PseudoVFMACC_VF32_M8 |
| 11U, // PseudoVFMACC_VF32_M8_MASK |
| 11U, // PseudoVFMACC_VF32_MF2 |
| 11U, // PseudoVFMACC_VF32_MF2_MASK |
| 11U, // PseudoVFMACC_VF64_M1 |
| 11U, // PseudoVFMACC_VF64_M1_MASK |
| 11U, // PseudoVFMACC_VF64_M2 |
| 11U, // PseudoVFMACC_VF64_M2_MASK |
| 11U, // PseudoVFMACC_VF64_M4 |
| 11U, // PseudoVFMACC_VF64_M4_MASK |
| 11U, // PseudoVFMACC_VF64_M8 |
| 11U, // PseudoVFMACC_VF64_M8_MASK |
| 11U, // PseudoVFMACC_VV_M1 |
| 11U, // PseudoVFMACC_VV_M1_MASK |
| 11U, // PseudoVFMACC_VV_M2 |
| 11U, // PseudoVFMACC_VV_M2_MASK |
| 11U, // PseudoVFMACC_VV_M4 |
| 11U, // PseudoVFMACC_VV_M4_MASK |
| 11U, // PseudoVFMACC_VV_M8 |
| 11U, // PseudoVFMACC_VV_M8_MASK |
| 11U, // PseudoVFMACC_VV_MF2 |
| 11U, // PseudoVFMACC_VV_MF2_MASK |
| 11U, // PseudoVFMACC_VV_MF4 |
| 11U, // PseudoVFMACC_VV_MF4_MASK |
| 11U, // PseudoVFMADD_VF16_M1 |
| 11U, // PseudoVFMADD_VF16_M1_MASK |
| 11U, // PseudoVFMADD_VF16_M2 |
| 11U, // PseudoVFMADD_VF16_M2_MASK |
| 11U, // PseudoVFMADD_VF16_M4 |
| 11U, // PseudoVFMADD_VF16_M4_MASK |
| 11U, // PseudoVFMADD_VF16_M8 |
| 11U, // PseudoVFMADD_VF16_M8_MASK |
| 11U, // PseudoVFMADD_VF16_MF2 |
| 11U, // PseudoVFMADD_VF16_MF2_MASK |
| 11U, // PseudoVFMADD_VF16_MF4 |
| 11U, // PseudoVFMADD_VF16_MF4_MASK |
| 11U, // PseudoVFMADD_VF32_M1 |
| 11U, // PseudoVFMADD_VF32_M1_MASK |
| 11U, // PseudoVFMADD_VF32_M2 |
| 11U, // PseudoVFMADD_VF32_M2_MASK |
| 11U, // PseudoVFMADD_VF32_M4 |
| 11U, // PseudoVFMADD_VF32_M4_MASK |
| 11U, // PseudoVFMADD_VF32_M8 |
| 11U, // PseudoVFMADD_VF32_M8_MASK |
| 11U, // PseudoVFMADD_VF32_MF2 |
| 11U, // PseudoVFMADD_VF32_MF2_MASK |
| 11U, // PseudoVFMADD_VF64_M1 |
| 11U, // PseudoVFMADD_VF64_M1_MASK |
| 11U, // PseudoVFMADD_VF64_M2 |
| 11U, // PseudoVFMADD_VF64_M2_MASK |
| 11U, // PseudoVFMADD_VF64_M4 |
| 11U, // PseudoVFMADD_VF64_M4_MASK |
| 11U, // PseudoVFMADD_VF64_M8 |
| 11U, // PseudoVFMADD_VF64_M8_MASK |
| 11U, // PseudoVFMADD_VV_M1 |
| 11U, // PseudoVFMADD_VV_M1_MASK |
| 11U, // PseudoVFMADD_VV_M2 |
| 11U, // PseudoVFMADD_VV_M2_MASK |
| 11U, // PseudoVFMADD_VV_M4 |
| 11U, // PseudoVFMADD_VV_M4_MASK |
| 11U, // PseudoVFMADD_VV_M8 |
| 11U, // PseudoVFMADD_VV_M8_MASK |
| 11U, // PseudoVFMADD_VV_MF2 |
| 11U, // PseudoVFMADD_VV_MF2_MASK |
| 11U, // PseudoVFMADD_VV_MF4 |
| 11U, // PseudoVFMADD_VV_MF4_MASK |
| 11U, // PseudoVFMAX_VF16_M1 |
| 11U, // PseudoVFMAX_VF16_M1_MASK |
| 11U, // PseudoVFMAX_VF16_M1_TU |
| 11U, // PseudoVFMAX_VF16_M2 |
| 11U, // PseudoVFMAX_VF16_M2_MASK |
| 11U, // PseudoVFMAX_VF16_M2_TU |
| 11U, // PseudoVFMAX_VF16_M4 |
| 11U, // PseudoVFMAX_VF16_M4_MASK |
| 11U, // PseudoVFMAX_VF16_M4_TU |
| 11U, // PseudoVFMAX_VF16_M8 |
| 11U, // PseudoVFMAX_VF16_M8_MASK |
| 11U, // PseudoVFMAX_VF16_M8_TU |
| 11U, // PseudoVFMAX_VF16_MF2 |
| 11U, // PseudoVFMAX_VF16_MF2_MASK |
| 11U, // PseudoVFMAX_VF16_MF2_TU |
| 11U, // PseudoVFMAX_VF16_MF4 |
| 11U, // PseudoVFMAX_VF16_MF4_MASK |
| 11U, // PseudoVFMAX_VF16_MF4_TU |
| 11U, // PseudoVFMAX_VF32_M1 |
| 11U, // PseudoVFMAX_VF32_M1_MASK |
| 11U, // PseudoVFMAX_VF32_M1_TU |
| 11U, // PseudoVFMAX_VF32_M2 |
| 11U, // PseudoVFMAX_VF32_M2_MASK |
| 11U, // PseudoVFMAX_VF32_M2_TU |
| 11U, // PseudoVFMAX_VF32_M4 |
| 11U, // PseudoVFMAX_VF32_M4_MASK |
| 11U, // PseudoVFMAX_VF32_M4_TU |
| 11U, // PseudoVFMAX_VF32_M8 |
| 11U, // PseudoVFMAX_VF32_M8_MASK |
| 11U, // PseudoVFMAX_VF32_M8_TU |
| 11U, // PseudoVFMAX_VF32_MF2 |
| 11U, // PseudoVFMAX_VF32_MF2_MASK |
| 11U, // PseudoVFMAX_VF32_MF2_TU |
| 11U, // PseudoVFMAX_VF64_M1 |
| 11U, // PseudoVFMAX_VF64_M1_MASK |
| 11U, // PseudoVFMAX_VF64_M1_TU |
| 11U, // PseudoVFMAX_VF64_M2 |
| 11U, // PseudoVFMAX_VF64_M2_MASK |
| 11U, // PseudoVFMAX_VF64_M2_TU |
| 11U, // PseudoVFMAX_VF64_M4 |
| 11U, // PseudoVFMAX_VF64_M4_MASK |
| 11U, // PseudoVFMAX_VF64_M4_TU |
| 11U, // PseudoVFMAX_VF64_M8 |
| 11U, // PseudoVFMAX_VF64_M8_MASK |
| 11U, // PseudoVFMAX_VF64_M8_TU |
| 11U, // PseudoVFMAX_VV_M1 |
| 11U, // PseudoVFMAX_VV_M1_MASK |
| 11U, // PseudoVFMAX_VV_M1_TU |
| 11U, // PseudoVFMAX_VV_M2 |
| 11U, // PseudoVFMAX_VV_M2_MASK |
| 11U, // PseudoVFMAX_VV_M2_TU |
| 11U, // PseudoVFMAX_VV_M4 |
| 11U, // PseudoVFMAX_VV_M4_MASK |
| 11U, // PseudoVFMAX_VV_M4_TU |
| 11U, // PseudoVFMAX_VV_M8 |
| 11U, // PseudoVFMAX_VV_M8_MASK |
| 11U, // PseudoVFMAX_VV_M8_TU |
| 11U, // PseudoVFMAX_VV_MF2 |
| 11U, // PseudoVFMAX_VV_MF2_MASK |
| 11U, // PseudoVFMAX_VV_MF2_TU |
| 11U, // PseudoVFMAX_VV_MF4 |
| 11U, // PseudoVFMAX_VV_MF4_MASK |
| 11U, // PseudoVFMAX_VV_MF4_TU |
| 11U, // PseudoVFMERGE_VF16M_M1 |
| 11U, // PseudoVFMERGE_VF16M_M1_TU |
| 11U, // PseudoVFMERGE_VF16M_M2 |
| 11U, // PseudoVFMERGE_VF16M_M2_TU |
| 11U, // PseudoVFMERGE_VF16M_M4 |
| 11U, // PseudoVFMERGE_VF16M_M4_TU |
| 11U, // PseudoVFMERGE_VF16M_M8 |
| 11U, // PseudoVFMERGE_VF16M_M8_TU |
| 11U, // PseudoVFMERGE_VF16M_MF2 |
| 11U, // PseudoVFMERGE_VF16M_MF2_TU |
| 11U, // PseudoVFMERGE_VF16M_MF4 |
| 11U, // PseudoVFMERGE_VF16M_MF4_TU |
| 11U, // PseudoVFMERGE_VF32M_M1 |
| 11U, // PseudoVFMERGE_VF32M_M1_TU |
| 11U, // PseudoVFMERGE_VF32M_M2 |
| 11U, // PseudoVFMERGE_VF32M_M2_TU |
| 11U, // PseudoVFMERGE_VF32M_M4 |
| 11U, // PseudoVFMERGE_VF32M_M4_TU |
| 11U, // PseudoVFMERGE_VF32M_M8 |
| 11U, // PseudoVFMERGE_VF32M_M8_TU |
| 11U, // PseudoVFMERGE_VF32M_MF2 |
| 11U, // PseudoVFMERGE_VF32M_MF2_TU |
| 11U, // PseudoVFMERGE_VF64M_M1 |
| 11U, // PseudoVFMERGE_VF64M_M1_TU |
| 11U, // PseudoVFMERGE_VF64M_M2 |
| 11U, // PseudoVFMERGE_VF64M_M2_TU |
| 11U, // PseudoVFMERGE_VF64M_M4 |
| 11U, // PseudoVFMERGE_VF64M_M4_TU |
| 11U, // PseudoVFMERGE_VF64M_M8 |
| 11U, // PseudoVFMERGE_VF64M_M8_TU |
| 11U, // PseudoVFMIN_VF16_M1 |
| 11U, // PseudoVFMIN_VF16_M1_MASK |
| 11U, // PseudoVFMIN_VF16_M1_TU |
| 11U, // PseudoVFMIN_VF16_M2 |
| 11U, // PseudoVFMIN_VF16_M2_MASK |
| 11U, // PseudoVFMIN_VF16_M2_TU |
| 11U, // PseudoVFMIN_VF16_M4 |
| 11U, // PseudoVFMIN_VF16_M4_MASK |
| 11U, // PseudoVFMIN_VF16_M4_TU |
| 11U, // PseudoVFMIN_VF16_M8 |
| 11U, // PseudoVFMIN_VF16_M8_MASK |
| 11U, // PseudoVFMIN_VF16_M8_TU |
| 11U, // PseudoVFMIN_VF16_MF2 |
| 11U, // PseudoVFMIN_VF16_MF2_MASK |
| 11U, // PseudoVFMIN_VF16_MF2_TU |
| 11U, // PseudoVFMIN_VF16_MF4 |
| 11U, // PseudoVFMIN_VF16_MF4_MASK |
| 11U, // PseudoVFMIN_VF16_MF4_TU |
| 11U, // PseudoVFMIN_VF32_M1 |
| 11U, // PseudoVFMIN_VF32_M1_MASK |
| 11U, // PseudoVFMIN_VF32_M1_TU |
| 11U, // PseudoVFMIN_VF32_M2 |
| 11U, // PseudoVFMIN_VF32_M2_MASK |
| 11U, // PseudoVFMIN_VF32_M2_TU |
| 11U, // PseudoVFMIN_VF32_M4 |
| 11U, // PseudoVFMIN_VF32_M4_MASK |
| 11U, // PseudoVFMIN_VF32_M4_TU |
| 11U, // PseudoVFMIN_VF32_M8 |
| 11U, // PseudoVFMIN_VF32_M8_MASK |
| 11U, // PseudoVFMIN_VF32_M8_TU |
| 11U, // PseudoVFMIN_VF32_MF2 |
| 11U, // PseudoVFMIN_VF32_MF2_MASK |
| 11U, // PseudoVFMIN_VF32_MF2_TU |
| 11U, // PseudoVFMIN_VF64_M1 |
| 11U, // PseudoVFMIN_VF64_M1_MASK |
| 11U, // PseudoVFMIN_VF64_M1_TU |
| 11U, // PseudoVFMIN_VF64_M2 |
| 11U, // PseudoVFMIN_VF64_M2_MASK |
| 11U, // PseudoVFMIN_VF64_M2_TU |
| 11U, // PseudoVFMIN_VF64_M4 |
| 11U, // PseudoVFMIN_VF64_M4_MASK |
| 11U, // PseudoVFMIN_VF64_M4_TU |
| 11U, // PseudoVFMIN_VF64_M8 |
| 11U, // PseudoVFMIN_VF64_M8_MASK |
| 11U, // PseudoVFMIN_VF64_M8_TU |
| 11U, // PseudoVFMIN_VV_M1 |
| 11U, // PseudoVFMIN_VV_M1_MASK |
| 11U, // PseudoVFMIN_VV_M1_TU |
| 11U, // PseudoVFMIN_VV_M2 |
| 11U, // PseudoVFMIN_VV_M2_MASK |
| 11U, // PseudoVFMIN_VV_M2_TU |
| 11U, // PseudoVFMIN_VV_M4 |
| 11U, // PseudoVFMIN_VV_M4_MASK |
| 11U, // PseudoVFMIN_VV_M4_TU |
| 11U, // PseudoVFMIN_VV_M8 |
| 11U, // PseudoVFMIN_VV_M8_MASK |
| 11U, // PseudoVFMIN_VV_M8_TU |
| 11U, // PseudoVFMIN_VV_MF2 |
| 11U, // PseudoVFMIN_VV_MF2_MASK |
| 11U, // PseudoVFMIN_VV_MF2_TU |
| 11U, // PseudoVFMIN_VV_MF4 |
| 11U, // PseudoVFMIN_VV_MF4_MASK |
| 11U, // PseudoVFMIN_VV_MF4_TU |
| 11U, // PseudoVFMSAC_VF16_M1 |
| 11U, // PseudoVFMSAC_VF16_M1_MASK |
| 11U, // PseudoVFMSAC_VF16_M2 |
| 11U, // PseudoVFMSAC_VF16_M2_MASK |
| 11U, // PseudoVFMSAC_VF16_M4 |
| 11U, // PseudoVFMSAC_VF16_M4_MASK |
| 11U, // PseudoVFMSAC_VF16_M8 |
| 11U, // PseudoVFMSAC_VF16_M8_MASK |
| 11U, // PseudoVFMSAC_VF16_MF2 |
| 11U, // PseudoVFMSAC_VF16_MF2_MASK |
| 11U, // PseudoVFMSAC_VF16_MF4 |
| 11U, // PseudoVFMSAC_VF16_MF4_MASK |
| 11U, // PseudoVFMSAC_VF32_M1 |
| 11U, // PseudoVFMSAC_VF32_M1_MASK |
| 11U, // PseudoVFMSAC_VF32_M2 |
| 11U, // PseudoVFMSAC_VF32_M2_MASK |
| 11U, // PseudoVFMSAC_VF32_M4 |
| 11U, // PseudoVFMSAC_VF32_M4_MASK |
| 11U, // PseudoVFMSAC_VF32_M8 |
| 11U, // PseudoVFMSAC_VF32_M8_MASK |
| 11U, // PseudoVFMSAC_VF32_MF2 |
| 11U, // PseudoVFMSAC_VF32_MF2_MASK |
| 11U, // PseudoVFMSAC_VF64_M1 |
| 11U, // PseudoVFMSAC_VF64_M1_MASK |
| 11U, // PseudoVFMSAC_VF64_M2 |
| 11U, // PseudoVFMSAC_VF64_M2_MASK |
| 11U, // PseudoVFMSAC_VF64_M4 |
| 11U, // PseudoVFMSAC_VF64_M4_MASK |
| 11U, // PseudoVFMSAC_VF64_M8 |
| 11U, // PseudoVFMSAC_VF64_M8_MASK |
| 11U, // PseudoVFMSAC_VV_M1 |
| 11U, // PseudoVFMSAC_VV_M1_MASK |
| 11U, // PseudoVFMSAC_VV_M2 |
| 11U, // PseudoVFMSAC_VV_M2_MASK |
| 11U, // PseudoVFMSAC_VV_M4 |
| 11U, // PseudoVFMSAC_VV_M4_MASK |
| 11U, // PseudoVFMSAC_VV_M8 |
| 11U, // PseudoVFMSAC_VV_M8_MASK |
| 11U, // PseudoVFMSAC_VV_MF2 |
| 11U, // PseudoVFMSAC_VV_MF2_MASK |
| 11U, // PseudoVFMSAC_VV_MF4 |
| 11U, // PseudoVFMSAC_VV_MF4_MASK |
| 11U, // PseudoVFMSUB_VF16_M1 |
| 11U, // PseudoVFMSUB_VF16_M1_MASK |
| 11U, // PseudoVFMSUB_VF16_M2 |
| 11U, // PseudoVFMSUB_VF16_M2_MASK |
| 11U, // PseudoVFMSUB_VF16_M4 |
| 11U, // PseudoVFMSUB_VF16_M4_MASK |
| 11U, // PseudoVFMSUB_VF16_M8 |
| 11U, // PseudoVFMSUB_VF16_M8_MASK |
| 11U, // PseudoVFMSUB_VF16_MF2 |
| 11U, // PseudoVFMSUB_VF16_MF2_MASK |
| 11U, // PseudoVFMSUB_VF16_MF4 |
| 11U, // PseudoVFMSUB_VF16_MF4_MASK |
| 11U, // PseudoVFMSUB_VF32_M1 |
| 11U, // PseudoVFMSUB_VF32_M1_MASK |
| 11U, // PseudoVFMSUB_VF32_M2 |
| 11U, // PseudoVFMSUB_VF32_M2_MASK |
| 11U, // PseudoVFMSUB_VF32_M4 |
| 11U, // PseudoVFMSUB_VF32_M4_MASK |
| 11U, // PseudoVFMSUB_VF32_M8 |
| 11U, // PseudoVFMSUB_VF32_M8_MASK |
| 11U, // PseudoVFMSUB_VF32_MF2 |
| 11U, // PseudoVFMSUB_VF32_MF2_MASK |
| 11U, // PseudoVFMSUB_VF64_M1 |
| 11U, // PseudoVFMSUB_VF64_M1_MASK |
| 11U, // PseudoVFMSUB_VF64_M2 |
| 11U, // PseudoVFMSUB_VF64_M2_MASK |
| 11U, // PseudoVFMSUB_VF64_M4 |
| 11U, // PseudoVFMSUB_VF64_M4_MASK |
| 11U, // PseudoVFMSUB_VF64_M8 |
| 11U, // PseudoVFMSUB_VF64_M8_MASK |
| 11U, // PseudoVFMSUB_VV_M1 |
| 11U, // PseudoVFMSUB_VV_M1_MASK |
| 11U, // PseudoVFMSUB_VV_M2 |
| 11U, // PseudoVFMSUB_VV_M2_MASK |
| 11U, // PseudoVFMSUB_VV_M4 |
| 11U, // PseudoVFMSUB_VV_M4_MASK |
| 11U, // PseudoVFMSUB_VV_M8 |
| 11U, // PseudoVFMSUB_VV_M8_MASK |
| 11U, // PseudoVFMSUB_VV_MF2 |
| 11U, // PseudoVFMSUB_VV_MF2_MASK |
| 11U, // PseudoVFMSUB_VV_MF4 |
| 11U, // PseudoVFMSUB_VV_MF4_MASK |
| 11U, // PseudoVFMUL_VF16_M1 |
| 11U, // PseudoVFMUL_VF16_M1_MASK |
| 11U, // PseudoVFMUL_VF16_M1_TU |
| 11U, // PseudoVFMUL_VF16_M2 |
| 11U, // PseudoVFMUL_VF16_M2_MASK |
| 11U, // PseudoVFMUL_VF16_M2_TU |
| 11U, // PseudoVFMUL_VF16_M4 |
| 11U, // PseudoVFMUL_VF16_M4_MASK |
| 11U, // PseudoVFMUL_VF16_M4_TU |
| 11U, // PseudoVFMUL_VF16_M8 |
| 11U, // PseudoVFMUL_VF16_M8_MASK |
| 11U, // PseudoVFMUL_VF16_M8_TU |
| 11U, // PseudoVFMUL_VF16_MF2 |
| 11U, // PseudoVFMUL_VF16_MF2_MASK |
| 11U, // PseudoVFMUL_VF16_MF2_TU |
| 11U, // PseudoVFMUL_VF16_MF4 |
| 11U, // PseudoVFMUL_VF16_MF4_MASK |
| 11U, // PseudoVFMUL_VF16_MF4_TU |
| 11U, // PseudoVFMUL_VF32_M1 |
| 11U, // PseudoVFMUL_VF32_M1_MASK |
| 11U, // PseudoVFMUL_VF32_M1_TU |
| 11U, // PseudoVFMUL_VF32_M2 |
| 11U, // PseudoVFMUL_VF32_M2_MASK |
| 11U, // PseudoVFMUL_VF32_M2_TU |
| 11U, // PseudoVFMUL_VF32_M4 |
| 11U, // PseudoVFMUL_VF32_M4_MASK |
| 11U, // PseudoVFMUL_VF32_M4_TU |
| 11U, // PseudoVFMUL_VF32_M8 |
| 11U, // PseudoVFMUL_VF32_M8_MASK |
| 11U, // PseudoVFMUL_VF32_M8_TU |
| 11U, // PseudoVFMUL_VF32_MF2 |
| 11U, // PseudoVFMUL_VF32_MF2_MASK |
| 11U, // PseudoVFMUL_VF32_MF2_TU |
| 11U, // PseudoVFMUL_VF64_M1 |
| 11U, // PseudoVFMUL_VF64_M1_MASK |
| 11U, // PseudoVFMUL_VF64_M1_TU |
| 11U, // PseudoVFMUL_VF64_M2 |
| 11U, // PseudoVFMUL_VF64_M2_MASK |
| 11U, // PseudoVFMUL_VF64_M2_TU |
| 11U, // PseudoVFMUL_VF64_M4 |
| 11U, // PseudoVFMUL_VF64_M4_MASK |
| 11U, // PseudoVFMUL_VF64_M4_TU |
| 11U, // PseudoVFMUL_VF64_M8 |
| 11U, // PseudoVFMUL_VF64_M8_MASK |
| 11U, // PseudoVFMUL_VF64_M8_TU |
| 11U, // PseudoVFMUL_VV_M1 |
| 11U, // PseudoVFMUL_VV_M1_MASK |
| 11U, // PseudoVFMUL_VV_M1_TU |
| 11U, // PseudoVFMUL_VV_M2 |
| 11U, // PseudoVFMUL_VV_M2_MASK |
| 11U, // PseudoVFMUL_VV_M2_TU |
| 11U, // PseudoVFMUL_VV_M4 |
| 11U, // PseudoVFMUL_VV_M4_MASK |
| 11U, // PseudoVFMUL_VV_M4_TU |
| 11U, // PseudoVFMUL_VV_M8 |
| 11U, // PseudoVFMUL_VV_M8_MASK |
| 11U, // PseudoVFMUL_VV_M8_TU |
| 11U, // PseudoVFMUL_VV_MF2 |
| 11U, // PseudoVFMUL_VV_MF2_MASK |
| 11U, // PseudoVFMUL_VV_MF2_TU |
| 11U, // PseudoVFMUL_VV_MF4 |
| 11U, // PseudoVFMUL_VV_MF4_MASK |
| 11U, // PseudoVFMUL_VV_MF4_TU |
| 11U, // PseudoVFMV_F16_S_M1 |
| 11U, // PseudoVFMV_F16_S_M2 |
| 11U, // PseudoVFMV_F16_S_M4 |
| 11U, // PseudoVFMV_F16_S_M8 |
| 11U, // PseudoVFMV_F16_S_MF2 |
| 11U, // PseudoVFMV_F16_S_MF4 |
| 11U, // PseudoVFMV_F32_S_M1 |
| 11U, // PseudoVFMV_F32_S_M2 |
| 11U, // PseudoVFMV_F32_S_M4 |
| 11U, // PseudoVFMV_F32_S_M8 |
| 11U, // PseudoVFMV_F32_S_MF2 |
| 11U, // PseudoVFMV_F64_S_M1 |
| 11U, // PseudoVFMV_F64_S_M2 |
| 11U, // PseudoVFMV_F64_S_M4 |
| 11U, // PseudoVFMV_F64_S_M8 |
| 11U, // PseudoVFMV_S_F16_M1 |
| 11U, // PseudoVFMV_S_F16_M2 |
| 11U, // PseudoVFMV_S_F16_M4 |
| 11U, // PseudoVFMV_S_F16_M8 |
| 11U, // PseudoVFMV_S_F16_MF2 |
| 11U, // PseudoVFMV_S_F16_MF4 |
| 11U, // PseudoVFMV_S_F32_M1 |
| 11U, // PseudoVFMV_S_F32_M2 |
| 11U, // PseudoVFMV_S_F32_M4 |
| 11U, // PseudoVFMV_S_F32_M8 |
| 11U, // PseudoVFMV_S_F32_MF2 |
| 11U, // PseudoVFMV_S_F64_M1 |
| 11U, // PseudoVFMV_S_F64_M2 |
| 11U, // PseudoVFMV_S_F64_M4 |
| 11U, // PseudoVFMV_S_F64_M8 |
| 11U, // PseudoVFMV_V_F16_M1 |
| 11U, // PseudoVFMV_V_F16_M1_TU |
| 11U, // PseudoVFMV_V_F16_M2 |
| 11U, // PseudoVFMV_V_F16_M2_TU |
| 11U, // PseudoVFMV_V_F16_M4 |
| 11U, // PseudoVFMV_V_F16_M4_TU |
| 11U, // PseudoVFMV_V_F16_M8 |
| 11U, // PseudoVFMV_V_F16_M8_TU |
| 11U, // PseudoVFMV_V_F16_MF2 |
| 11U, // PseudoVFMV_V_F16_MF2_TU |
| 11U, // PseudoVFMV_V_F16_MF4 |
| 11U, // PseudoVFMV_V_F16_MF4_TU |
| 11U, // PseudoVFMV_V_F32_M1 |
| 11U, // PseudoVFMV_V_F32_M1_TU |
| 11U, // PseudoVFMV_V_F32_M2 |
| 11U, // PseudoVFMV_V_F32_M2_TU |
| 11U, // PseudoVFMV_V_F32_M4 |
| 11U, // PseudoVFMV_V_F32_M4_TU |
| 11U, // PseudoVFMV_V_F32_M8 |
| 11U, // PseudoVFMV_V_F32_M8_TU |
| 11U, // PseudoVFMV_V_F32_MF2 |
| 11U, // PseudoVFMV_V_F32_MF2_TU |
| 11U, // PseudoVFMV_V_F64_M1 |
| 11U, // PseudoVFMV_V_F64_M1_TU |
| 11U, // PseudoVFMV_V_F64_M2 |
| 11U, // PseudoVFMV_V_F64_M2_TU |
| 11U, // PseudoVFMV_V_F64_M4 |
| 11U, // PseudoVFMV_V_F64_M4_TU |
| 11U, // PseudoVFMV_V_F64_M8 |
| 11U, // PseudoVFMV_V_F64_M8_TU |
| 11U, // PseudoVFNCVT_F_F_W_M1 |
| 11U, // PseudoVFNCVT_F_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_F_F_W_M1_TU |
| 11U, // PseudoVFNCVT_F_F_W_M2 |
| 11U, // PseudoVFNCVT_F_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_F_F_W_M2_TU |
| 11U, // PseudoVFNCVT_F_F_W_M4 |
| 11U, // PseudoVFNCVT_F_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_F_F_W_M4_TU |
| 11U, // PseudoVFNCVT_F_F_W_MF2 |
| 11U, // PseudoVFNCVT_F_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_F_F_W_MF2_TU |
| 11U, // PseudoVFNCVT_F_F_W_MF4 |
| 11U, // PseudoVFNCVT_F_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_F_F_W_MF4_TU |
| 11U, // PseudoVFNCVT_F_XU_W_M1 |
| 11U, // PseudoVFNCVT_F_XU_W_M1_MASK |
| 11U, // PseudoVFNCVT_F_XU_W_M1_TU |
| 11U, // PseudoVFNCVT_F_XU_W_M2 |
| 11U, // PseudoVFNCVT_F_XU_W_M2_MASK |
| 11U, // PseudoVFNCVT_F_XU_W_M2_TU |
| 11U, // PseudoVFNCVT_F_XU_W_M4 |
| 11U, // PseudoVFNCVT_F_XU_W_M4_MASK |
| 11U, // PseudoVFNCVT_F_XU_W_M4_TU |
| 11U, // PseudoVFNCVT_F_XU_W_MF2 |
| 11U, // PseudoVFNCVT_F_XU_W_MF2_MASK |
| 11U, // PseudoVFNCVT_F_XU_W_MF2_TU |
| 11U, // PseudoVFNCVT_F_XU_W_MF4 |
| 11U, // PseudoVFNCVT_F_XU_W_MF4_MASK |
| 11U, // PseudoVFNCVT_F_XU_W_MF4_TU |
| 11U, // PseudoVFNCVT_F_X_W_M1 |
| 11U, // PseudoVFNCVT_F_X_W_M1_MASK |
| 11U, // PseudoVFNCVT_F_X_W_M1_TU |
| 11U, // PseudoVFNCVT_F_X_W_M2 |
| 11U, // PseudoVFNCVT_F_X_W_M2_MASK |
| 11U, // PseudoVFNCVT_F_X_W_M2_TU |
| 11U, // PseudoVFNCVT_F_X_W_M4 |
| 11U, // PseudoVFNCVT_F_X_W_M4_MASK |
| 11U, // PseudoVFNCVT_F_X_W_M4_TU |
| 11U, // PseudoVFNCVT_F_X_W_MF2 |
| 11U, // PseudoVFNCVT_F_X_W_MF2_MASK |
| 11U, // PseudoVFNCVT_F_X_W_MF2_TU |
| 11U, // PseudoVFNCVT_F_X_W_MF4 |
| 11U, // PseudoVFNCVT_F_X_W_MF4_MASK |
| 11U, // PseudoVFNCVT_F_X_W_MF4_TU |
| 11U, // PseudoVFNCVT_RM_F_XU_W_M1_MASK |
| 11U, // PseudoVFNCVT_RM_F_XU_W_M2_MASK |
| 11U, // PseudoVFNCVT_RM_F_XU_W_M4_MASK |
| 11U, // PseudoVFNCVT_RM_F_XU_W_MF2_MASK |
| 11U, // PseudoVFNCVT_RM_F_XU_W_MF4_MASK |
| 11U, // PseudoVFNCVT_RM_F_X_W_M1_MASK |
| 11U, // PseudoVFNCVT_RM_F_X_W_M2_MASK |
| 11U, // PseudoVFNCVT_RM_F_X_W_M4_MASK |
| 11U, // PseudoVFNCVT_RM_F_X_W_MF2_MASK |
| 11U, // PseudoVFNCVT_RM_F_X_W_MF4_MASK |
| 11U, // PseudoVFNCVT_RM_XU_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_RM_XU_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_RM_XU_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_RM_XU_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_RM_XU_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_RM_XU_F_W_MF8_MASK |
| 11U, // PseudoVFNCVT_RM_X_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_RM_X_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_RM_X_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_RM_X_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_RM_X_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_RM_X_F_W_MF8_MASK |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M1 |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M1_TU |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M2 |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M2_TU |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M4 |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_ROD_F_F_W_M4_TU |
| 11U, // PseudoVFNCVT_ROD_F_F_W_MF2 |
| 11U, // PseudoVFNCVT_ROD_F_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_ROD_F_F_W_MF2_TU |
| 11U, // PseudoVFNCVT_ROD_F_F_W_MF4 |
| 11U, // PseudoVFNCVT_ROD_F_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_ROD_F_F_W_MF4_TU |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M1 |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M1_TU |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M2 |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M2_TU |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M4 |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_M4_TU |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF2 |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF2_TU |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF4 |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF4_TU |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF8 |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF8_MASK |
| 11U, // PseudoVFNCVT_RTZ_XU_F_W_MF8_TU |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M1 |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M1_TU |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M2 |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M2_TU |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M4 |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_M4_TU |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF2 |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF2_TU |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF4 |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF4_TU |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF8 |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF8_MASK |
| 11U, // PseudoVFNCVT_RTZ_X_F_W_MF8_TU |
| 11U, // PseudoVFNCVT_XU_F_W_M1 |
| 11U, // PseudoVFNCVT_XU_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_XU_F_W_M1_TU |
| 11U, // PseudoVFNCVT_XU_F_W_M2 |
| 11U, // PseudoVFNCVT_XU_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_XU_F_W_M2_TU |
| 11U, // PseudoVFNCVT_XU_F_W_M4 |
| 11U, // PseudoVFNCVT_XU_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_XU_F_W_M4_TU |
| 11U, // PseudoVFNCVT_XU_F_W_MF2 |
| 11U, // PseudoVFNCVT_XU_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_XU_F_W_MF2_TU |
| 11U, // PseudoVFNCVT_XU_F_W_MF4 |
| 11U, // PseudoVFNCVT_XU_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_XU_F_W_MF4_TU |
| 11U, // PseudoVFNCVT_XU_F_W_MF8 |
| 11U, // PseudoVFNCVT_XU_F_W_MF8_MASK |
| 11U, // PseudoVFNCVT_XU_F_W_MF8_TU |
| 11U, // PseudoVFNCVT_X_F_W_M1 |
| 11U, // PseudoVFNCVT_X_F_W_M1_MASK |
| 11U, // PseudoVFNCVT_X_F_W_M1_TU |
| 11U, // PseudoVFNCVT_X_F_W_M2 |
| 11U, // PseudoVFNCVT_X_F_W_M2_MASK |
| 11U, // PseudoVFNCVT_X_F_W_M2_TU |
| 11U, // PseudoVFNCVT_X_F_W_M4 |
| 11U, // PseudoVFNCVT_X_F_W_M4_MASK |
| 11U, // PseudoVFNCVT_X_F_W_M4_TU |
| 11U, // PseudoVFNCVT_X_F_W_MF2 |
| 11U, // PseudoVFNCVT_X_F_W_MF2_MASK |
| 11U, // PseudoVFNCVT_X_F_W_MF2_TU |
| 11U, // PseudoVFNCVT_X_F_W_MF4 |
| 11U, // PseudoVFNCVT_X_F_W_MF4_MASK |
| 11U, // PseudoVFNCVT_X_F_W_MF4_TU |
| 11U, // PseudoVFNCVT_X_F_W_MF8 |
| 11U, // PseudoVFNCVT_X_F_W_MF8_MASK |
| 11U, // PseudoVFNCVT_X_F_W_MF8_TU |
| 11U, // PseudoVFNMACC_VF16_M1 |
| 11U, // PseudoVFNMACC_VF16_M1_MASK |
| 11U, // PseudoVFNMACC_VF16_M2 |
| 11U, // PseudoVFNMACC_VF16_M2_MASK |
| 11U, // PseudoVFNMACC_VF16_M4 |
| 11U, // PseudoVFNMACC_VF16_M4_MASK |
| 11U, // PseudoVFNMACC_VF16_M8 |
| 11U, // PseudoVFNMACC_VF16_M8_MASK |
| 11U, // PseudoVFNMACC_VF16_MF2 |
| 11U, // PseudoVFNMACC_VF16_MF2_MASK |
| 11U, // PseudoVFNMACC_VF16_MF4 |
| 11U, // PseudoVFNMACC_VF16_MF4_MASK |
| 11U, // PseudoVFNMACC_VF32_M1 |
| 11U, // PseudoVFNMACC_VF32_M1_MASK |
| 11U, // PseudoVFNMACC_VF32_M2 |
| 11U, // PseudoVFNMACC_VF32_M2_MASK |
| 11U, // PseudoVFNMACC_VF32_M4 |
| 11U, // PseudoVFNMACC_VF32_M4_MASK |
| 11U, // PseudoVFNMACC_VF32_M8 |
| 11U, // PseudoVFNMACC_VF32_M8_MASK |
| 11U, // PseudoVFNMACC_VF32_MF2 |
| 11U, // PseudoVFNMACC_VF32_MF2_MASK |
| 11U, // PseudoVFNMACC_VF64_M1 |
| 11U, // PseudoVFNMACC_VF64_M1_MASK |
| 11U, // PseudoVFNMACC_VF64_M2 |
| 11U, // PseudoVFNMACC_VF64_M2_MASK |
| 11U, // PseudoVFNMACC_VF64_M4 |
| 11U, // PseudoVFNMACC_VF64_M4_MASK |
| 11U, // PseudoVFNMACC_VF64_M8 |
| 11U, // PseudoVFNMACC_VF64_M8_MASK |
| 11U, // PseudoVFNMACC_VV_M1 |
| 11U, // PseudoVFNMACC_VV_M1_MASK |
| 11U, // PseudoVFNMACC_VV_M2 |
| 11U, // PseudoVFNMACC_VV_M2_MASK |
| 11U, // PseudoVFNMACC_VV_M4 |
| 11U, // PseudoVFNMACC_VV_M4_MASK |
| 11U, // PseudoVFNMACC_VV_M8 |
| 11U, // PseudoVFNMACC_VV_M8_MASK |
| 11U, // PseudoVFNMACC_VV_MF2 |
| 11U, // PseudoVFNMACC_VV_MF2_MASK |
| 11U, // PseudoVFNMACC_VV_MF4 |
| 11U, // PseudoVFNMACC_VV_MF4_MASK |
| 11U, // PseudoVFNMADD_VF16_M1 |
| 11U, // PseudoVFNMADD_VF16_M1_MASK |
| 11U, // PseudoVFNMADD_VF16_M2 |
| 11U, // PseudoVFNMADD_VF16_M2_MASK |
| 11U, // PseudoVFNMADD_VF16_M4 |
| 11U, // PseudoVFNMADD_VF16_M4_MASK |
| 11U, // PseudoVFNMADD_VF16_M8 |
| 11U, // PseudoVFNMADD_VF16_M8_MASK |
| 11U, // PseudoVFNMADD_VF16_MF2 |
| 11U, // PseudoVFNMADD_VF16_MF2_MASK |
| 11U, // PseudoVFNMADD_VF16_MF4 |
| 11U, // PseudoVFNMADD_VF16_MF4_MASK |
| 11U, // PseudoVFNMADD_VF32_M1 |
| 11U, // PseudoVFNMADD_VF32_M1_MASK |
| 11U, // PseudoVFNMADD_VF32_M2 |
| 11U, // PseudoVFNMADD_VF32_M2_MASK |
| 11U, // PseudoVFNMADD_VF32_M4 |
| 11U, // PseudoVFNMADD_VF32_M4_MASK |
| 11U, // PseudoVFNMADD_VF32_M8 |
| 11U, // PseudoVFNMADD_VF32_M8_MASK |
| 11U, // PseudoVFNMADD_VF32_MF2 |
| 11U, // PseudoVFNMADD_VF32_MF2_MASK |
| 11U, // PseudoVFNMADD_VF64_M1 |
| 11U, // PseudoVFNMADD_VF64_M1_MASK |
| 11U, // PseudoVFNMADD_VF64_M2 |
| 11U, // PseudoVFNMADD_VF64_M2_MASK |
| 11U, // PseudoVFNMADD_VF64_M4 |
| 11U, // PseudoVFNMADD_VF64_M4_MASK |
| 11U, // PseudoVFNMADD_VF64_M8 |
| 11U, // PseudoVFNMADD_VF64_M8_MASK |
| 11U, // PseudoVFNMADD_VV_M1 |
| 11U, // PseudoVFNMADD_VV_M1_MASK |
| 11U, // PseudoVFNMADD_VV_M2 |
| 11U, // PseudoVFNMADD_VV_M2_MASK |
| 11U, // PseudoVFNMADD_VV_M4 |
| 11U, // PseudoVFNMADD_VV_M4_MASK |
| 11U, // PseudoVFNMADD_VV_M8 |
| 11U, // PseudoVFNMADD_VV_M8_MASK |
| 11U, // PseudoVFNMADD_VV_MF2 |
| 11U, // PseudoVFNMADD_VV_MF2_MASK |
| 11U, // PseudoVFNMADD_VV_MF4 |
| 11U, // PseudoVFNMADD_VV_MF4_MASK |
| 11U, // PseudoVFNMSAC_VF16_M1 |
| 11U, // PseudoVFNMSAC_VF16_M1_MASK |
| 11U, // PseudoVFNMSAC_VF16_M2 |
| 11U, // PseudoVFNMSAC_VF16_M2_MASK |
| 11U, // PseudoVFNMSAC_VF16_M4 |
| 11U, // PseudoVFNMSAC_VF16_M4_MASK |
| 11U, // PseudoVFNMSAC_VF16_M8 |
| 11U, // PseudoVFNMSAC_VF16_M8_MASK |
| 11U, // PseudoVFNMSAC_VF16_MF2 |
| 11U, // PseudoVFNMSAC_VF16_MF2_MASK |
| 11U, // PseudoVFNMSAC_VF16_MF4 |
| 11U, // PseudoVFNMSAC_VF16_MF4_MASK |
| 11U, // PseudoVFNMSAC_VF32_M1 |
| 11U, // PseudoVFNMSAC_VF32_M1_MASK |
| 11U, // PseudoVFNMSAC_VF32_M2 |
| 11U, // PseudoVFNMSAC_VF32_M2_MASK |
| 11U, // PseudoVFNMSAC_VF32_M4 |
| 11U, // PseudoVFNMSAC_VF32_M4_MASK |
| 11U, // PseudoVFNMSAC_VF32_M8 |
| 11U, // PseudoVFNMSAC_VF32_M8_MASK |
| 11U, // PseudoVFNMSAC_VF32_MF2 |
| 11U, // PseudoVFNMSAC_VF32_MF2_MASK |
| 11U, // PseudoVFNMSAC_VF64_M1 |
| 11U, // PseudoVFNMSAC_VF64_M1_MASK |
| 11U, // PseudoVFNMSAC_VF64_M2 |
| 11U, // PseudoVFNMSAC_VF64_M2_MASK |
| 11U, // PseudoVFNMSAC_VF64_M4 |
| 11U, // PseudoVFNMSAC_VF64_M4_MASK |
| 11U, // PseudoVFNMSAC_VF64_M8 |
| 11U, // PseudoVFNMSAC_VF64_M8_MASK |
| 11U, // PseudoVFNMSAC_VV_M1 |
| 11U, // PseudoVFNMSAC_VV_M1_MASK |
| 11U, // PseudoVFNMSAC_VV_M2 |
| 11U, // PseudoVFNMSAC_VV_M2_MASK |
| 11U, // PseudoVFNMSAC_VV_M4 |
| 11U, // PseudoVFNMSAC_VV_M4_MASK |
| 11U, // PseudoVFNMSAC_VV_M8 |
| 11U, // PseudoVFNMSAC_VV_M8_MASK |
| 11U, // PseudoVFNMSAC_VV_MF2 |
| 11U, // PseudoVFNMSAC_VV_MF2_MASK |
| 11U, // PseudoVFNMSAC_VV_MF4 |
| 11U, // PseudoVFNMSAC_VV_MF4_MASK |
| 11U, // PseudoVFNMSUB_VF16_M1 |
| 11U, // PseudoVFNMSUB_VF16_M1_MASK |
| 11U, // PseudoVFNMSUB_VF16_M2 |
| 11U, // PseudoVFNMSUB_VF16_M2_MASK |
| 11U, // PseudoVFNMSUB_VF16_M4 |
| 11U, // PseudoVFNMSUB_VF16_M4_MASK |
| 11U, // PseudoVFNMSUB_VF16_M8 |
| 11U, // PseudoVFNMSUB_VF16_M8_MASK |
| 11U, // PseudoVFNMSUB_VF16_MF2 |
| 11U, // PseudoVFNMSUB_VF16_MF2_MASK |
| 11U, // PseudoVFNMSUB_VF16_MF4 |
| 11U, // PseudoVFNMSUB_VF16_MF4_MASK |
| 11U, // PseudoVFNMSUB_VF32_M1 |
| 11U, // PseudoVFNMSUB_VF32_M1_MASK |
| 11U, // PseudoVFNMSUB_VF32_M2 |
| 11U, // PseudoVFNMSUB_VF32_M2_MASK |
| 11U, // PseudoVFNMSUB_VF32_M4 |
| 11U, // PseudoVFNMSUB_VF32_M4_MASK |
| 11U, // PseudoVFNMSUB_VF32_M8 |
| 11U, // PseudoVFNMSUB_VF32_M8_MASK |
| 11U, // PseudoVFNMSUB_VF32_MF2 |
| 11U, // PseudoVFNMSUB_VF32_MF2_MASK |
| 11U, // PseudoVFNMSUB_VF64_M1 |
| 11U, // PseudoVFNMSUB_VF64_M1_MASK |
| 11U, // PseudoVFNMSUB_VF64_M2 |
| 11U, // PseudoVFNMSUB_VF64_M2_MASK |
| 11U, // PseudoVFNMSUB_VF64_M4 |
| 11U, // PseudoVFNMSUB_VF64_M4_MASK |
| 11U, // PseudoVFNMSUB_VF64_M8 |
| 11U, // PseudoVFNMSUB_VF64_M8_MASK |
| 11U, // PseudoVFNMSUB_VV_M1 |
| 11U, // PseudoVFNMSUB_VV_M1_MASK |
| 11U, // PseudoVFNMSUB_VV_M2 |
| 11U, // PseudoVFNMSUB_VV_M2_MASK |
| 11U, // PseudoVFNMSUB_VV_M4 |
| 11U, // PseudoVFNMSUB_VV_M4_MASK |
| 11U, // PseudoVFNMSUB_VV_M8 |
| 11U, // PseudoVFNMSUB_VV_M8_MASK |
| 11U, // PseudoVFNMSUB_VV_MF2 |
| 11U, // PseudoVFNMSUB_VV_MF2_MASK |
| 11U, // PseudoVFNMSUB_VV_MF4 |
| 11U, // PseudoVFNMSUB_VV_MF4_MASK |
| 11U, // PseudoVFRDIV_VF16_M1 |
| 11U, // PseudoVFRDIV_VF16_M1_MASK |
| 11U, // PseudoVFRDIV_VF16_M1_TU |
| 11U, // PseudoVFRDIV_VF16_M2 |
| 11U, // PseudoVFRDIV_VF16_M2_MASK |
| 11U, // PseudoVFRDIV_VF16_M2_TU |
| 11U, // PseudoVFRDIV_VF16_M4 |
| 11U, // PseudoVFRDIV_VF16_M4_MASK |
| 11U, // PseudoVFRDIV_VF16_M4_TU |
| 11U, // PseudoVFRDIV_VF16_M8 |
| 11U, // PseudoVFRDIV_VF16_M8_MASK |
| 11U, // PseudoVFRDIV_VF16_M8_TU |
| 11U, // PseudoVFRDIV_VF16_MF2 |
| 11U, // PseudoVFRDIV_VF16_MF2_MASK |
| 11U, // PseudoVFRDIV_VF16_MF2_TU |
| 11U, // PseudoVFRDIV_VF16_MF4 |
| 11U, // PseudoVFRDIV_VF16_MF4_MASK |
| 11U, // PseudoVFRDIV_VF16_MF4_TU |
| 11U, // PseudoVFRDIV_VF32_M1 |
| 11U, // PseudoVFRDIV_VF32_M1_MASK |
| 11U, // PseudoVFRDIV_VF32_M1_TU |
| 11U, // PseudoVFRDIV_VF32_M2 |
| 11U, // PseudoVFRDIV_VF32_M2_MASK |
| 11U, // PseudoVFRDIV_VF32_M2_TU |
| 11U, // PseudoVFRDIV_VF32_M4 |
| 11U, // PseudoVFRDIV_VF32_M4_MASK |
| 11U, // PseudoVFRDIV_VF32_M4_TU |
| 11U, // PseudoVFRDIV_VF32_M8 |
| 11U, // PseudoVFRDIV_VF32_M8_MASK |
| 11U, // PseudoVFRDIV_VF32_M8_TU |
| 11U, // PseudoVFRDIV_VF32_MF2 |
| 11U, // PseudoVFRDIV_VF32_MF2_MASK |
| 11U, // PseudoVFRDIV_VF32_MF2_TU |
| 11U, // PseudoVFRDIV_VF64_M1 |
| 11U, // PseudoVFRDIV_VF64_M1_MASK |
| 11U, // PseudoVFRDIV_VF64_M1_TU |
| 11U, // PseudoVFRDIV_VF64_M2 |
| 11U, // PseudoVFRDIV_VF64_M2_MASK |
| 11U, // PseudoVFRDIV_VF64_M2_TU |
| 11U, // PseudoVFRDIV_VF64_M4 |
| 11U, // PseudoVFRDIV_VF64_M4_MASK |
| 11U, // PseudoVFRDIV_VF64_M4_TU |
| 11U, // PseudoVFRDIV_VF64_M8 |
| 11U, // PseudoVFRDIV_VF64_M8_MASK |
| 11U, // PseudoVFRDIV_VF64_M8_TU |
| 11U, // PseudoVFREC7_V_M1 |
| 11U, // PseudoVFREC7_V_M1_MASK |
| 11U, // PseudoVFREC7_V_M1_TU |
| 11U, // PseudoVFREC7_V_M2 |
| 11U, // PseudoVFREC7_V_M2_MASK |
| 11U, // PseudoVFREC7_V_M2_TU |
| 11U, // PseudoVFREC7_V_M4 |
| 11U, // PseudoVFREC7_V_M4_MASK |
| 11U, // PseudoVFREC7_V_M4_TU |
| 11U, // PseudoVFREC7_V_M8 |
| 11U, // PseudoVFREC7_V_M8_MASK |
| 11U, // PseudoVFREC7_V_M8_TU |
| 11U, // PseudoVFREC7_V_MF2 |
| 11U, // PseudoVFREC7_V_MF2_MASK |
| 11U, // PseudoVFREC7_V_MF2_TU |
| 11U, // PseudoVFREC7_V_MF4 |
| 11U, // PseudoVFREC7_V_MF4_MASK |
| 11U, // PseudoVFREC7_V_MF4_TU |
| 11U, // PseudoVFREDMAX_VS_M1 |
| 11U, // PseudoVFREDMAX_VS_M1_MASK |
| 11U, // PseudoVFREDMAX_VS_M2 |
| 11U, // PseudoVFREDMAX_VS_M2_MASK |
| 11U, // PseudoVFREDMAX_VS_M4 |
| 11U, // PseudoVFREDMAX_VS_M4_MASK |
| 11U, // PseudoVFREDMAX_VS_M8 |
| 11U, // PseudoVFREDMAX_VS_M8_MASK |
| 11U, // PseudoVFREDMAX_VS_MF2 |
| 11U, // PseudoVFREDMAX_VS_MF2_MASK |
| 11U, // PseudoVFREDMAX_VS_MF4 |
| 11U, // PseudoVFREDMAX_VS_MF4_MASK |
| 11U, // PseudoVFREDMIN_VS_M1 |
| 11U, // PseudoVFREDMIN_VS_M1_MASK |
| 11U, // PseudoVFREDMIN_VS_M2 |
| 11U, // PseudoVFREDMIN_VS_M2_MASK |
| 11U, // PseudoVFREDMIN_VS_M4 |
| 11U, // PseudoVFREDMIN_VS_M4_MASK |
| 11U, // PseudoVFREDMIN_VS_M8 |
| 11U, // PseudoVFREDMIN_VS_M8_MASK |
| 11U, // PseudoVFREDMIN_VS_MF2 |
| 11U, // PseudoVFREDMIN_VS_MF2_MASK |
| 11U, // PseudoVFREDMIN_VS_MF4 |
| 11U, // PseudoVFREDMIN_VS_MF4_MASK |
| 11U, // PseudoVFREDOSUM_VS_M1 |
| 11U, // PseudoVFREDOSUM_VS_M1_MASK |
| 11U, // PseudoVFREDOSUM_VS_M2 |
| 11U, // PseudoVFREDOSUM_VS_M2_MASK |
| 11U, // PseudoVFREDOSUM_VS_M4 |
| 11U, // PseudoVFREDOSUM_VS_M4_MASK |
| 11U, // PseudoVFREDOSUM_VS_M8 |
| 11U, // PseudoVFREDOSUM_VS_M8_MASK |
| 11U, // PseudoVFREDOSUM_VS_MF2 |
| 11U, // PseudoVFREDOSUM_VS_MF2_MASK |
| 11U, // PseudoVFREDOSUM_VS_MF4 |
| 11U, // PseudoVFREDOSUM_VS_MF4_MASK |
| 11U, // PseudoVFREDUSUM_VS_M1 |
| 11U, // PseudoVFREDUSUM_VS_M1_MASK |
| 11U, // PseudoVFREDUSUM_VS_M2 |
| 11U, // PseudoVFREDUSUM_VS_M2_MASK |
| 11U, // PseudoVFREDUSUM_VS_M4 |
| 11U, // PseudoVFREDUSUM_VS_M4_MASK |
| 11U, // PseudoVFREDUSUM_VS_M8 |
| 11U, // PseudoVFREDUSUM_VS_M8_MASK |
| 11U, // PseudoVFREDUSUM_VS_MF2 |
| 11U, // PseudoVFREDUSUM_VS_MF2_MASK |
| 11U, // PseudoVFREDUSUM_VS_MF4 |
| 11U, // PseudoVFREDUSUM_VS_MF4_MASK |
| 11U, // PseudoVFROUND_NOEXCEPT_V_M1_MASK |
| 11U, // PseudoVFROUND_NOEXCEPT_V_M2_MASK |
| 11U, // PseudoVFROUND_NOEXCEPT_V_M4_MASK |
| 11U, // PseudoVFROUND_NOEXCEPT_V_M8_MASK |
|
|
