Google Git
Sign in
swiftshader/SwiftShader/c27e99245d423648fe5f0eafa73d49ce7b53d201^!/.
commit
c27e99245d423648fe5f0eafa73d49ce7b53d201
[log]
author
SwiftShader Regression Bot <swiftshader.regress@gmail.com>
Thu Mar 10 05:04:28 2022 -0500
committer
swiftshader-scoped@luci-project-accounts.iam.gserviceaccount.com <swiftshader-scoped@luci-project-accounts.iam.gserviceaccount.com>
Thu Mar 10 20:39:19 2022 +0000
tree
e450fa737ad5d383b782b55571c2cf84e6469872
parent
d43f39b388368a303d0202e4042d6b03eab8bc90 [diff]
Regres: Update test lists @ e3d910c9

Reactor backend: Subzero

Change-Id: Ie522ee2f988244a62a4b35a0b7b070c9736ac7ce
Reviewed-on: https://swiftshader-review.googlesource.com/c/SwiftShader/+/64028
Kokoro-Result: kokoro <noreply+kokoro@google.com>
Reviewed-by: Nicolas Capens <nicolascapens@google.com>
Tested-by: Nicolas Capens <nicolascapens@google.com>
Reviewed-by: Alexis Hétu <sugoi@google.com>
Commit-Queue: Alexis Hétu <sugoi@google.com>

diff --git a/tests/regres/testlists/vk-master-NOT_SUPPORTED.txt b/tests/regres/testlists/vk-master-NOT_SUPPORTED.txt
index 3e4089a..4ebd648 100644
--- a/tests/regres/testlists/vk-master-NOT_SUPPORTED.txt
+++ b/tests/regres/testlists/vk-master-NOT_SUPPORTED.txt
Binary files differ

diff --git a/tests/regres/testlists/vk-master-PASS.txt b/tests/regres/testlists/vk-master-PASS.txt
index cc704b5..fbd8920 100644
--- a/tests/regres/testlists/vk-master-PASS.txt
+++ b/tests/regres/testlists/vk-master-PASS.txt

@@ -229809,6 +229809,82 @@
 dEQP-VK.spirv_assembly.instruction.compute.opquantize.infinities
 dEQP-VK.spirv_assembly.instruction.compute.opquantize.propagated_nans
 dEQP-VK.spirv_assembly.instruction.compute.opquantize.rounded
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.all_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits-neg_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.limits_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small-neg_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small-neg_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small-neg_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small-neg_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotaccsatkhr.small_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.all_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.small_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.small_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.small_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsdotkhr.small_packed_uu_v4i8_out32
 dEQP-VK.spirv_assembly.instruction.compute.opsmod.all
 dEQP-VK.spirv_assembly.instruction.compute.opsmod.positive
 dEQP-VK.spirv_assembly.instruction.compute.opsource.empty_filename
@@ -229865,6 +229941,154 @@
 dEQP-VK.spirv_assembly.instruction.compute.opspecconstantop.vector_related
 dEQP-VK.spirv_assembly.instruction.compute.opsrem.all
 dEQP-VK.spirv_assembly.instruction.compute.opsrem.positive
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.all_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits-neg_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.limits_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small-neg_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small-neg_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small-neg_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small-neg_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotaccsatkhr.small_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.all_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.small_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.small_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.small_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opsudotkhr.small_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.all_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.limits_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.nosat_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small-nosat_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small-nosat_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small-nosat_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small-nosat_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotaccsatkhr.small_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_packed_uu_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_ss_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_ss_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_ss_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_su_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_su_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_su_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_us_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_us_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_us_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_uu_v2i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_uu_v3i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.all_uu_v4i32_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.small_packed_ss_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.small_packed_su_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.small_packed_us_v4i8_out32
+dEQP-VK.spirv_assembly.instruction.compute.opudotkhr.small_packed_uu_v4i8_out32
 dEQP-VK.spirv_assembly.instruction.compute.opundef.array
 dEQP-VK.spirv_assembly.instruction.compute.opundef.bool
 dEQP-VK.spirv_assembly.instruction.compute.opundef.float32