Sign in
swiftshader
/
SwiftShader
/
609b4e6e86d6555c4af0ea51a2d1eb54bc7b36d6
/
.
/
third_party
/
llvm-7.0
/
llvm
/
test
/
Transforms
/
InstCombine
/
2007-01-18-VectorInfLoop.ll
blob: fed2255c0e29d67925ab0fbe77428fb36afed766 [
file
] [
log
] [
blame
]
; RUN: opt < %s -instcombine -disable-output
define
<
4
x
i32
>
@test
(<
4
x
i32
>
%A
)
{
%B
=
xor
<
4
x
i32
>
%A
,
<
i32
-
1
,
i32
-
1
,
i32
-
1
,
i32
-
1
>
%C
=
and
<
4
x
i32
>
%B
,
<
i32
-
1
,
i32
-
1
,
i32
-
1
,
i32
-
1
>
ret
<
4
x
i32
>
%C
}