)]}'
{
  "commit": "50c963647e0502ae5fde18ebca3f5c8bb79bb56e",
  "tree": "f5c40f7f7c10190a6e30caca8d52b686ccc05363",
  "parents": [
    "1c6f53c9027b6fbac27f58a1d510e2052f98149a"
  ],
  "author": {
    "name": "Nicolas Capens",
    "email": "capn@google.com",
    "time": "Mon Jan 04 23:03:59 2016 -0500"
  },
  "committer": {
    "name": "Nicolas Capens",
    "email": "capn@google.com",
    "time": "Tue Jan 05 18:03:49 2016 +0000"
  },
  "message": "Implement support for MMX movd instruction generation.\n\nBased on http://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20150202/257325.html\nand http://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20121029/154639.html\n\nChange-Id: I098654245c06a975b8b0bc66e0feb5acea0e9c89\nReviewed-on: https://swiftshader-review.googlesource.com/4510\nTested-by: Nicolas Capens \u003ccapn@google.com\u003e\nReviewed-by: Alexis Hétu \u003csugoi@google.com\u003e\nReviewed-by: Nicolas Capens \u003ccapn@google.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d5356c9d9836631f6609a20bd39a84e38e50353d",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86GenDAGISel.inc",
      "new_id": "e28cdb6d09fb030ec200f66c74f873ae002138e0",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86GenDAGISel.inc"
    },
    {
      "type": "modify",
      "old_id": "b7ada200b1ad3b8a9b40c79d4a1c9e816839adf9",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86GenFastISel.inc",
      "new_id": "71ac967c8ff88bd815b2b4f2789df38fd10dc8a3",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86GenFastISel.inc"
    },
    {
      "type": "modify",
      "old_id": "f7396ae0a53cdb9ab3adcd26e1797067a36ae9e5",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86GenInstrInfo.inc",
      "new_id": "b6e99f49139680e26ee38c2849871ea592095a79",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86GenInstrInfo.inc"
    },
    {
      "type": "modify",
      "old_id": "7c8ce177ecd30ff221e0a69bc1fd140ee9c7314f",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86ISelLowering.cpp",
      "new_id": "1be4bc5882cb3bef1c41bd0e2c74a4d6950b7066",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86ISelLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "342a5e61754510ac46daf8d4bfe41650f743c1c9",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86ISelLowering.h",
      "new_id": "bde90883365ecbbbf8b159d71bc9d2610246cd88",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86ISelLowering.h"
    },
    {
      "type": "modify",
      "old_id": "af919fba8ee4c1e7051cd8d4fa8e09a8be1eadf0",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86InstrFragmentsSIMD.td",
      "new_id": "3380f9fd1b890af8f42925a7b6528e7647e9fcd9",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86InstrFragmentsSIMD.td"
    },
    {
      "type": "modify",
      "old_id": "13dcf5a8761714a7691637b8413ee44026500d62",
      "old_mode": 33188,
      "old_path": "src/LLVM/lib/Target/X86/X86InstrMMX.td",
      "new_id": "e2ef2b460d4ff0235ac023f356763a04f8430d8f",
      "new_mode": 33188,
      "new_path": "src/LLVM/lib/Target/X86/X86InstrMMX.td"
    },
    {
      "type": "modify",
      "old_id": "52ee08960d872f12c79f1dd36107554886d92c96",
      "old_mode": 33188,
      "old_path": "src/Reactor/Nucleus.cpp",
      "new_id": "179afb719d1b7f47967bc6e374db7f184b883791",
      "new_mode": 33188,
      "new_path": "src/Reactor/Nucleus.cpp"
    },
    {
      "type": "modify",
      "old_id": "a892e214c547cbbf75727ced8836525cc86e8b7b",
      "old_mode": 33188,
      "old_path": "src/Reactor/Nucleus.hpp",
      "new_id": "a7aaf7919b8c7afae1567bf93ff6a0ebfaa7e44e",
      "new_mode": 33188,
      "new_path": "src/Reactor/Nucleus.hpp"
    }
  ]
}